Matches in SemOpenAlex for { <https://semopenalex.org/work/W3003304272> ?p ?o ?g. }
Showing items 1 to 81 of
81
with 100 items per page.
- W3003304272 endingPage "190" @default.
- W3003304272 startingPage "181" @default.
- W3003304272 abstract "The CPU cycle time of a high-performance processor is usually determined by the access time of the primary cache. As processors speeds increase, designers will have to increase the number of pipeline stages used to fetch data from the cache in order to reduce the dependence of CPU cycle time on cache access time. This paper studies the performance advantages of a pipelined cache for a GaAs implementation of the MIPS based architecture using a design methodology that includes long traces of multiprogrammed applications and detailed timing analysis. The study evaluates instruction and data caches with various pipeline depths, cache sizes, block sizes, and refill penalties. The impact on CPU cycle time of these alternatives is also factored into the evaluation. Hardware-based and software-based strategies are considered for hiding the branch and load delays which may be required to avoid pipeline hazards. The results show that software-based methods for mitigating the penalty of branch delays can be as successful as the hardware-based branch-target buffer approach, despite the code-expansion inherent in the software methods. The situation is similar for load delays; while hardware-based dynamic methods hide more delay cycles than do static approaches, they may give up the advantage by extending the cycle time. Because these methods are quite successful at hiding small numbers of branch and load delays, and because processors with pipelined caches also have shorter CPU cycle times and larger caches, a significant performance advantage is gained by using two to three pipeline stages to fetch data from the cache." @default.
- W3003304272 created "2020-02-07" @default.
- W3003304272 creator A5035667328 @default.
- W3003304272 creator A5065120427 @default.
- W3003304272 creator A5074148637 @default.
- W3003304272 date "1992-04-01" @default.
- W3003304272 modified "2023-10-16" @default.
- W3003304272 title "Performance optimization of pipelined primary cache" @default.
- W3003304272 cites W1513741151 @default.
- W3003304272 cites W1736634110 @default.
- W3003304272 cites W1811377747 @default.
- W3003304272 cites W2050915056 @default.
- W3003304272 cites W2064169027 @default.
- W3003304272 cites W2088141324 @default.
- W3003304272 cites W2122547260 @default.
- W3003304272 cites W2123962981 @default.
- W3003304272 cites W2160702007 @default.
- W3003304272 cites W4301170282 @default.
- W3003304272 doi "https://doi.org/10.1145/146628.139726" @default.
- W3003304272 hasPublicationYear "1992" @default.
- W3003304272 type Work @default.
- W3003304272 sameAs 3003304272 @default.
- W3003304272 citedByCount "1" @default.
- W3003304272 crossrefType "journal-article" @default.
- W3003304272 hasAuthorship W3003304272A5035667328 @default.
- W3003304272 hasAuthorship W3003304272A5065120427 @default.
- W3003304272 hasAuthorship W3003304272A5074148637 @default.
- W3003304272 hasBestOaLocation W30033042721 @default.
- W3003304272 hasConcept C107598950 @default.
- W3003304272 hasConcept C111919701 @default.
- W3003304272 hasConcept C113166858 @default.
- W3003304272 hasConcept C115537543 @default.
- W3003304272 hasConcept C149635348 @default.
- W3003304272 hasConcept C167713795 @default.
- W3003304272 hasConcept C168522837 @default.
- W3003304272 hasConcept C173608175 @default.
- W3003304272 hasConcept C189783530 @default.
- W3003304272 hasConcept C201148951 @default.
- W3003304272 hasConcept C2777904410 @default.
- W3003304272 hasConcept C38556500 @default.
- W3003304272 hasConcept C41008148 @default.
- W3003304272 hasConcept C43521106 @default.
- W3003304272 hasConcept C49154492 @default.
- W3003304272 hasConcept C9390403 @default.
- W3003304272 hasConceptScore W3003304272C107598950 @default.
- W3003304272 hasConceptScore W3003304272C111919701 @default.
- W3003304272 hasConceptScore W3003304272C113166858 @default.
- W3003304272 hasConceptScore W3003304272C115537543 @default.
- W3003304272 hasConceptScore W3003304272C149635348 @default.
- W3003304272 hasConceptScore W3003304272C167713795 @default.
- W3003304272 hasConceptScore W3003304272C168522837 @default.
- W3003304272 hasConceptScore W3003304272C173608175 @default.
- W3003304272 hasConceptScore W3003304272C189783530 @default.
- W3003304272 hasConceptScore W3003304272C201148951 @default.
- W3003304272 hasConceptScore W3003304272C2777904410 @default.
- W3003304272 hasConceptScore W3003304272C38556500 @default.
- W3003304272 hasConceptScore W3003304272C41008148 @default.
- W3003304272 hasConceptScore W3003304272C43521106 @default.
- W3003304272 hasConceptScore W3003304272C49154492 @default.
- W3003304272 hasConceptScore W3003304272C9390403 @default.
- W3003304272 hasIssue "2" @default.
- W3003304272 hasLocation W30033042721 @default.
- W3003304272 hasOpenAccess W3003304272 @default.
- W3003304272 hasPrimaryLocation W30033042721 @default.
- W3003304272 hasRelatedWork W1529275186 @default.
- W3003304272 hasRelatedWork W1593668660 @default.
- W3003304272 hasRelatedWork W2103666812 @default.
- W3003304272 hasRelatedWork W2121191383 @default.
- W3003304272 hasRelatedWork W2147511796 @default.
- W3003304272 hasRelatedWork W2360409110 @default.
- W3003304272 hasRelatedWork W2547170225 @default.
- W3003304272 hasRelatedWork W2976775806 @default.
- W3003304272 hasRelatedWork W3216288082 @default.
- W3003304272 hasRelatedWork W4255807648 @default.
- W3003304272 hasVolume "20" @default.
- W3003304272 isParatext "false" @default.
- W3003304272 isRetracted "false" @default.
- W3003304272 magId "3003304272" @default.
- W3003304272 workType "article" @default.