FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W3046302042> ?p ?o ?g. }

• W3046302042 abstract "Regarding printed circuit board industry, panel level warpage is a fundamental issue leading to problems regarding both producibility of the printed circuit boards at manufacturer side and reliability of the final products at customer side. Embedded component technology is particularly affected by warpage issues due to asymmetric stack-ups and the mismatch in mechanical and thermal material properties of the board materials and the embedded silicon dies. Consequently, finite element simulations of printed circuit board warpage on panel level are becoming increasingly important; identifying unsuitable board designs and stack-ups prior to manufacturing prevents warpage related problems in the first place and thus efficiently saves resources as well as production time and costs. The current study deals with finite element simulations of printed circuit boards comprising electrical components to identify the remaining board warpage after cooling down from lamination temperature.Understanding the main factors influencing the warpage behavior and how to take them into account by simulation is crucial for achieving reliable simulation results. Next to the mismatch in the coefficient of thermal expansion of the different materials, cure-induced resin shrinkage turned out to be a main driver of printed circuit board warpage. Our main focus is therefore on material testing and the correct implementation of the measured material properties into the finite element software Abaqus/CAE. A measurement method was developed which allows to measure the cure shrinkage of pure resin samples using thermo-mechanical analysis. The measured shrinkage was implemented into the material model of the resin and is thus considered in simulation, as well as temperature-dependent thermal and mechanical properties of all materials and the orthotropic behavior of the fiber-reinforced composites.A 3-D model of a printed circuit board was created in Abaqus/CAE using conventional shell elements. The stack-up was implemented as a composite layup, considering all copper and FR4 layers, the electrical dies and the pure resin enclosing the dies. A predefined temperature field represents the actual temperature conditions in the press, starting at lamination temperature and cooling down to room temperature after curing. During the first step at high temperatures, cure shrinkage is applied to the resin, representing the curing of the resin-based constituents of the board in the press; applying the resin shrinkage already leads to a first deviation from the initial flat and stress-free condition. Driven by the differences in the coefficient of thermal expansion of all the materials, the deformation increases during the second step while cooling, until at room temperature the final warped state is reached. The maximum deformation at the corners of the model was then evaluated with regard to the initial flat state.Comparison of the simulation results and the measurement values of warped boards shows very good agreement. The overall panel warpage as well as the deformation of the individual arrays positioned on the panel could be predicted with sufficient accuracy. Variations in the stack-up of the board in order to reduce warpage were modeled as well, the simulation results showing the same trend in warpage behavior as the boards actually produced. Based on these results it could be shown that the presented simulation approach is suitable for describing warpage of printed circuit boards on panel level." @default.
• W3046302042 created "2020-08-07" @default.
• W3046302042 creator A5006674514 @default.
• W3046302042 creator A5018523807 @default.
• W3046302042 creator A5036487496 @default.
• W3046302042 creator A5073118543 @default.
• W3046302042 creator A5083117333 @default.
• W3046302042 date "2020-07-01" @default.
• W3046302042 modified "2023-10-16" @default.
• W3046302042 title "Panel Level Warpage Simulation of Printed Circuit Boards comprising electrical components" @default.
• W3046302042 cites W2005291890 @default.
• W3046302042 cites W2041464047 @default.
• W3046302042 cites W2064664130 @default.
• W3046302042 cites W2072724285 @default.
• W3046302042 cites W2161047026 @default.
• W3046302042 cites W2346448552 @default.
• W3046302042 cites W2947364240 @default.
• W3046302042 cites W2947516866 @default.
• W3046302042 doi "https://doi.org/10.1109/eurosime48426.2020.9152666" @default.
• W3046302042 hasPublicationYear "2020" @default.
• W3046302042 type Work @default.
• W3046302042 sameAs 3046302042 @default.
• W3046302042 citedByCount "4" @default.
• W3046302042 countsByYear W30463020422021 @default.
• W3046302042 countsByYear W30463020422022 @default.
• W3046302042 countsByYear W30463020422023 @default.
• W3046302042 crossrefType "proceedings-article" @default.
• W3046302042 hasAuthorship W3046302042A5006674514 @default.
• W3046302042 hasAuthorship W3046302042A5018523807 @default.
• W3046302042 hasAuthorship W3046302042A5036487496 @default.
• W3046302042 hasAuthorship W3046302042A5073118543 @default.
• W3046302042 hasAuthorship W3046302042A5083117333 @default.
• W3046302042 hasConcept C119599485 @default.
• W3046302042 hasConcept C120793396 @default.
• W3046302042 hasConcept C121332964 @default.
• W3046302042 hasConcept C127413603 @default.
• W3046302042 hasConcept C135628077 @default.
• W3046302042 hasConcept C159985019 @default.
• W3046302042 hasConcept C163258240 @default.
• W3046302042 hasConcept C180145272 @default.
• W3046302042 hasConcept C192562407 @default.
• W3046302042 hasConcept C199360897 @default.
• W3046302042 hasConcept C2777557983 @default.
• W3046302042 hasConcept C2779227376 @default.
• W3046302042 hasConcept C41008148 @default.
• W3046302042 hasConcept C43214815 @default.
• W3046302042 hasConcept C62520636 @default.
• W3046302042 hasConcept C66938386 @default.
• W3046302042 hasConcept C78519656 @default.
• W3046302042 hasConcept C81060104 @default.
• W3046302042 hasConcept C9395851 @default.
• W3046302042 hasConceptScore W3046302042C119599485 @default.
• W3046302042 hasConceptScore W3046302042C120793396 @default.
• W3046302042 hasConceptScore W3046302042C121332964 @default.
• W3046302042 hasConceptScore W3046302042C127413603 @default.
• W3046302042 hasConceptScore W3046302042C135628077 @default.
• W3046302042 hasConceptScore W3046302042C159985019 @default.
• W3046302042 hasConceptScore W3046302042C163258240 @default.
• W3046302042 hasConceptScore W3046302042C180145272 @default.
• W3046302042 hasConceptScore W3046302042C192562407 @default.
• W3046302042 hasConceptScore W3046302042C199360897 @default.
• W3046302042 hasConceptScore W3046302042C2777557983 @default.
• W3046302042 hasConceptScore W3046302042C2779227376 @default.
• W3046302042 hasConceptScore W3046302042C41008148 @default.
• W3046302042 hasConceptScore W3046302042C43214815 @default.
• W3046302042 hasConceptScore W3046302042C62520636 @default.
• W3046302042 hasConceptScore W3046302042C66938386 @default.
• W3046302042 hasConceptScore W3046302042C78519656 @default.
• W3046302042 hasConceptScore W3046302042C81060104 @default.
• W3046302042 hasConceptScore W3046302042C9395851 @default.
• W3046302042 hasLocation W30463020421 @default.
• W3046302042 hasOpenAccess W3046302042 @default.
• W3046302042 hasPrimaryLocation W30463020421 @default.
• W3046302042 hasRelatedWork W16482907 @default.
• W3046302042 hasRelatedWork W17194340 @default.
• W3046302042 hasRelatedWork W22945870 @default.
• W3046302042 hasRelatedWork W23409963 @default.
• W3046302042 hasRelatedWork W26926695 @default.
• W3046302042 hasRelatedWork W27070754 @default.
• W3046302042 hasRelatedWork W33006303 @default.
• W3046302042 hasRelatedWork W34876771 @default.
• W3046302042 hasRelatedWork W7403292 @default.
• W3046302042 hasRelatedWork W3268174 @default.
• W3046302042 isParatext "false" @default.
• W3046302042 isRetracted "false" @default.
• W3046302042 magId "3046302042" @default.
• W3046302042 workType "article" @default.