FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W3080397415> ?p ?o ?g. }

• W3080397415 endingPage "705" @default.
• W3080397415 startingPage "694" @default.
• W3080397415 abstract "Negative bias temperature instability (NBTI) is the major reliability issue which affects many parameters such as threshold voltage, mobility, and leakage current. The threshold voltage of the PMOS transistor increases due to NBTI with stress time, which degrades the circuit performance. In this article, we have proposed a novel reliable data-dependent low power 10T SRAM cell, which is highly stable and free from half select issues. We investigated all the circuit simulations using 65nm CMOS technology. The proposed 10T cell has a higher critical charge and lower soft error rate (SER) as compared to other SRAM cells. To better assess, we introduced a bit read failure (BRF) at read operation and observed that the BRF of the proposed 10T cell is significantly reduced as compared to the other considered SRAM cells at 0.15V supply. The leakage power, write power-delay-product, and read power-delay-product of the proposed 10T cell is 0.1χ, 0.21χ, and 3.13χ, respectively as compared to the conventional 6T cell at 0.4V supply. The proposed cell offers 4χ, 1.15χ and 1.66χ higher read, hold and write margin, respectively, as compared to 6T cell at 0.4V supply voltage. The simulation result shows that the HSNM, WSNM, and RSNM are decreased by 0.31%, 0.13%, and 0.08%, respectively, with the proposed 10T cell while 6T cell reduces 3.21%, 0.43%, and 8.62%, respectively, after 10 years of stress time. We have also introduced an on-chip adaptive VDD scaled reconfigurable architecture compared to the conventional array architecture design to reduce 97.04% and 92.17% hold power of unselected cells during read and write operation of the selected cell, respectively for the proposed 10T cell." @default.
• W3080397415 created "2020-09-01" @default.
• W3080397415 creator A5034456662 @default.
• W3080397415 creator A5035985978 @default.
• W3080397415 creator A5056354707 @default.
• W3080397415 creator A5067885508 @default.
• W3080397415 creator A5068792760 @default.
• W3080397415 creator A5082529632 @default.
• W3080397415 date "2020-12-01" @default.
• W3080397415 modified "2023-10-13" @default.
• W3080397415 title "On-Chip Adaptive VDD Scaled Architecture of Reliable SRAM Cell With Improved Soft Error Tolerance" @default.
• W3080397415 cites W1753784006 @default.
• W3080397415 cites W2002612140 @default.
• W3080397415 cites W2065964663 @default.
• W3080397415 cites W2104114347 @default.
• W3080397415 cites W2124071587 @default.
• W3080397415 cites W2128938296 @default.
• W3080397415 cites W2134884071 @default.
• W3080397415 cites W2142358791 @default.
• W3080397415 cites W2152652532 @default.
• W3080397415 cites W2153751624 @default.
• W3080397415 cites W2167021379 @default.
• W3080397415 cites W2170649610 @default.
• W3080397415 cites W2180580882 @default.
• W3080397415 cites W2333902199 @default.
• W3080397415 cites W2344726030 @default.
• W3080397415 cites W2460553511 @default.
• W3080397415 cites W2739808560 @default.
• W3080397415 cites W2773674757 @default.
• W3080397415 cites W2790480006 @default.
• W3080397415 cites W2793901141 @default.
• W3080397415 cites W2793929663 @default.
• W3080397415 cites W2794453321 @default.
• W3080397415 cites W2804691385 @default.
• W3080397415 cites W2806005848 @default.
• W3080397415 cites W2886085896 @default.
• W3080397415 cites W2889235776 @default.
• W3080397415 cites W2905258051 @default.
• W3080397415 cites W2921465862 @default.
• W3080397415 cites W2967373061 @default.
• W3080397415 cites W2967680713 @default.
• W3080397415 cites W2969111233 @default.
• W3080397415 cites W2974460364 @default.
• W3080397415 cites W3004911760 @default.
• W3080397415 cites W3009808216 @default.
• W3080397415 cites W3038453471 @default.
• W3080397415 doi "https://doi.org/10.1109/tdmr.2020.3019135" @default.
• W3080397415 hasPublicationYear "2020" @default.
• W3080397415 type Work @default.
• W3080397415 sameAs 3080397415 @default.
• W3080397415 citedByCount "5" @default.
• W3080397415 countsByYear W30803974152021 @default.
• W3080397415 countsByYear W30803974152022 @default.
• W3080397415 countsByYear W30803974152023 @default.
• W3080397415 crossrefType "journal-article" @default.
• W3080397415 hasAuthorship W3080397415A5034456662 @default.
• W3080397415 hasAuthorship W3080397415A5035985978 @default.
• W3080397415 hasAuthorship W3080397415A5056354707 @default.
• W3080397415 hasAuthorship W3080397415A5067885508 @default.
• W3080397415 hasAuthorship W3080397415A5068792760 @default.
• W3080397415 hasAuthorship W3080397415A5082529632 @default.
• W3080397415 hasConcept C119599485 @default.
• W3080397415 hasConcept C121332964 @default.
• W3080397415 hasConcept C127413603 @default.
• W3080397415 hasConcept C139719470 @default.
• W3080397415 hasConcept C154474529 @default.
• W3080397415 hasConcept C162324750 @default.
• W3080397415 hasConcept C163258240 @default.
• W3080397415 hasConcept C165005293 @default.
• W3080397415 hasConcept C165801399 @default.
• W3080397415 hasConcept C172385210 @default.
• W3080397415 hasConcept C195370968 @default.
• W3080397415 hasConcept C24326235 @default.
• W3080397415 hasConcept C27050352 @default.
• W3080397415 hasConcept C2777042071 @default.
• W3080397415 hasConcept C2778309119 @default.
• W3080397415 hasConcept C41008148 @default.
• W3080397415 hasConcept C43214815 @default.
• W3080397415 hasConcept C46362747 @default.
• W3080397415 hasConcept C557185 @default.
• W3080397415 hasConcept C62520636 @default.
• W3080397415 hasConcept C68043766 @default.
• W3080397415 hasConceptScore W3080397415C119599485 @default.
• W3080397415 hasConceptScore W3080397415C121332964 @default.
• W3080397415 hasConceptScore W3080397415C127413603 @default.
• W3080397415 hasConceptScore W3080397415C139719470 @default.
• W3080397415 hasConceptScore W3080397415C154474529 @default.
• W3080397415 hasConceptScore W3080397415C162324750 @default.
• W3080397415 hasConceptScore W3080397415C163258240 @default.
• W3080397415 hasConceptScore W3080397415C165005293 @default.
• W3080397415 hasConceptScore W3080397415C165801399 @default.
• W3080397415 hasConceptScore W3080397415C172385210 @default.
• W3080397415 hasConceptScore W3080397415C195370968 @default.
• W3080397415 hasConceptScore W3080397415C24326235 @default.
• W3080397415 hasConceptScore W3080397415C27050352 @default.
• W3080397415 hasConceptScore W3080397415C2777042071 @default.
• W3080397415 hasConceptScore W3080397415C2778309119 @default.
• W3080397415 hasConceptScore W3080397415C41008148 @default.

• next