Matches in SemOpenAlex for { <https://semopenalex.org/work/W3084659170> ?p ?o ?g. }
Showing items 1 to 85 of
85
with 100 items per page.
- W3084659170 abstract "Performance of instruction cache has become an important factor in enhancing the overall performance of a system. This paper describes a novel method to evaluate the performance of a level-1 instruction (L1i) cache designed for single-core, out-of-order (OoO) RISC-V superscalar processor. A synthesizable high-level Bluespec System-Verilog (BSV) based framework, consisting of front-end model of an O<;span style=font-size: 14.5px;>o<;/span>O superscalar RISC-V processor, TLB model and lower-level memory, is used to evaluate a virtually-indexed-physically-tagged (VIPT), nonblocking, pipelined, wide fetch-group L1i-cache. The framework works in various modes, depending on the bandwidth and latency across various interfaces of processor, TLB, L1i-cache and lower-level memory. It allows variation in terms of variable latency of lower-level of memory and variable demand for instructions, simulating varying processor execution rates. The performance of the cache was evaluated through parameters such as hit-rate, MPKI, bus-traffic and hardware complexity. The objective of the paper was to evaluate and analyze different cache optimizations, viz. cache replacement policies, victim-cache buffer size/replacement policies and prefetch-unit enablement, on a baseline L1i-cache configuration. The analysis yielded in an effective L1i-cache configuration after running standard workload programs and benchmarks in single-core environment. The framework and L1i-cache were validated on Xilinx UltraScale+ VCU118 board." @default.
- W3084659170 created "2020-09-21" @default.
- W3084659170 creator A5012399725 @default.
- W3084659170 creator A5022564712 @default.
- W3084659170 creator A5028262376 @default.
- W3084659170 creator A5078733465 @default.
- W3084659170 creator A5082370100 @default.
- W3084659170 creator A5091068830 @default.
- W3084659170 date "2020-07-01" @default.
- W3084659170 modified "2023-10-03" @default.
- W3084659170 title "Novel Method for Verification and Performance Evaluation of a Non-Blocking Level-1 Instruction Cache designed for Out-of-Order RISC-V Superscaler Processor on FPGA" @default.
- W3084659170 cites W1605481470 @default.
- W3084659170 cites W1971294584 @default.
- W3084659170 cites W1980670417 @default.
- W3084659170 cites W2087673011 @default.
- W3084659170 cites W2120072148 @default.
- W3084659170 cites W2136752594 @default.
- W3084659170 cites W2139328320 @default.
- W3084659170 cites W2152450307 @default.
- W3084659170 cites W2156506280 @default.
- W3084659170 cites W2170282806 @default.
- W3084659170 cites W241992495 @default.
- W3084659170 cites W2434397002 @default.
- W3084659170 cites W2545917546 @default.
- W3084659170 cites W2769732596 @default.
- W3084659170 cites W3003900973 @default.
- W3084659170 cites W4256712507 @default.
- W3084659170 doi "https://doi.org/10.1109/vdat50263.2020.9190377" @default.
- W3084659170 hasPublicationYear "2020" @default.
- W3084659170 type Work @default.
- W3084659170 sameAs 3084659170 @default.
- W3084659170 citedByCount "1" @default.
- W3084659170 countsByYear W30846591702023 @default.
- W3084659170 crossrefType "proceedings-article" @default.
- W3084659170 hasAuthorship W3084659170A5012399725 @default.
- W3084659170 hasAuthorship W3084659170A5022564712 @default.
- W3084659170 hasAuthorship W3084659170A5028262376 @default.
- W3084659170 hasAuthorship W3084659170A5078733465 @default.
- W3084659170 hasAuthorship W3084659170A5082370100 @default.
- W3084659170 hasAuthorship W3084659170A5091068830 @default.
- W3084659170 hasConcept C111919701 @default.
- W3084659170 hasConcept C113166858 @default.
- W3084659170 hasConcept C115537543 @default.
- W3084659170 hasConcept C133588205 @default.
- W3084659170 hasConcept C149635348 @default.
- W3084659170 hasConcept C157547923 @default.
- W3084659170 hasConcept C167713795 @default.
- W3084659170 hasConcept C173608175 @default.
- W3084659170 hasConcept C189783530 @default.
- W3084659170 hasConcept C201148951 @default.
- W3084659170 hasConcept C25536678 @default.
- W3084659170 hasConcept C36340418 @default.
- W3084659170 hasConcept C38556500 @default.
- W3084659170 hasConcept C41008148 @default.
- W3084659170 hasConceptScore W3084659170C111919701 @default.
- W3084659170 hasConceptScore W3084659170C113166858 @default.
- W3084659170 hasConceptScore W3084659170C115537543 @default.
- W3084659170 hasConceptScore W3084659170C133588205 @default.
- W3084659170 hasConceptScore W3084659170C149635348 @default.
- W3084659170 hasConceptScore W3084659170C157547923 @default.
- W3084659170 hasConceptScore W3084659170C167713795 @default.
- W3084659170 hasConceptScore W3084659170C173608175 @default.
- W3084659170 hasConceptScore W3084659170C189783530 @default.
- W3084659170 hasConceptScore W3084659170C201148951 @default.
- W3084659170 hasConceptScore W3084659170C25536678 @default.
- W3084659170 hasConceptScore W3084659170C36340418 @default.
- W3084659170 hasConceptScore W3084659170C38556500 @default.
- W3084659170 hasConceptScore W3084659170C41008148 @default.
- W3084659170 hasLocation W30846591701 @default.
- W3084659170 hasOpenAccess W3084659170 @default.
- W3084659170 hasPrimaryLocation W30846591701 @default.
- W3084659170 hasRelatedWork W2106444886 @default.
- W3084659170 hasRelatedWork W2121191383 @default.
- W3084659170 hasRelatedWork W2404820046 @default.
- W3084659170 hasRelatedWork W2406597118 @default.
- W3084659170 hasRelatedWork W2462146500 @default.
- W3084659170 hasRelatedWork W2976775806 @default.
- W3084659170 hasRelatedWork W3216288082 @default.
- W3084659170 hasRelatedWork W4255807648 @default.
- W3084659170 hasRelatedWork W81534626 @default.
- W3084659170 hasRelatedWork W2182315954 @default.
- W3084659170 isParatext "false" @default.
- W3084659170 isRetracted "false" @default.
- W3084659170 magId "3084659170" @default.
- W3084659170 workType "article" @default.