Matches in SemOpenAlex for { <https://semopenalex.org/work/W3113703987> ?p ?o ?g. }
Showing items 1 to 58 of
58
with 100 items per page.
- W3113703987 abstract "The Analog to Digital (A/D) Converters (ADC) are vital components in high-performance radio devices. In the receiver end, the signal received by the analog front-end can not be directly analyzed by the digital core, thus requiring high-performance ADC circuits acting as bridges connecting the analog and digital domain. These circuits are integrated into Complementary Metal-Oxide-Semiconductor (CMOS) chips, which achieve high performance and consume low power at the same time.In this research, various types of ADCs are analyzed both in architectural designs and component-level implementations. The goal is to find out optimized circuit designs to be used in high-speed communication devices in the future.Two Successive-Approximation-Register (SAR) ADCs are studied. One of the SAR ADCs is a previously designed synchronous SAR ADC CMOS chip, implemented in the 22nm Fully Depleted Silicon On Insulator (FD-SOI) CMOS, whose measurement results are shown. An estimation and calibration technique for linearizing its Digital to Analog Converter (DAC) imbalance is presented.Another SAR ADC is improved from the synchronous version, which has asynchronously clocked internal components, designed and implemented in 22nm FD-SOI. Two Continuous-Time (CT) ΔΣ ADCs were designed and analyzed. One of the ΔΣ ADCs is a high-speed converter implemented in 28nm FD-SOI CMOS, running at 5GHz sampling frequency and targeting at 250MHz signal bandwidth. Another ΔΣ ADC is implemented in 65 nm CMOS and fabricated. It evaluates the effectiveness of digital calibration techniques in linearizing a critical outer-most DAC in the feedback.All the ADC designs showing in this work are closely related to the state-of-the-art research works. The design specifications from the industry field are also carefully considered during the design phase. The introductions and the design details are explained in the first part of this dissertation, and the relevant research papers are attached in the second part. (Less)" @default.
- W3113703987 created "2021-01-05" @default.
- W3113703987 creator A5023314076 @default.
- W3113703987 date "2020-11-24" @default.
- W3113703987 modified "2023-09-23" @default.
- W3113703987 title "High-Speed Analog-to-Digital Converters in CMOS" @default.
- W3113703987 hasPublicationYear "2020" @default.
- W3113703987 type Work @default.
- W3113703987 sameAs 3113703987 @default.
- W3113703987 citedByCount "0" @default.
- W3113703987 crossrefType "dissertation" @default.
- W3113703987 hasAuthorship W3113703987A5023314076 @default.
- W3113703987 hasConcept C119599485 @default.
- W3113703987 hasConcept C127413603 @default.
- W3113703987 hasConcept C155745195 @default.
- W3113703987 hasConcept C165801399 @default.
- W3113703987 hasConcept C24326235 @default.
- W3113703987 hasConcept C2777271169 @default.
- W3113703987 hasConcept C2778422915 @default.
- W3113703987 hasConcept C41008148 @default.
- W3113703987 hasConcept C46362747 @default.
- W3113703987 hasConcept C60154766 @default.
- W3113703987 hasConceptScore W3113703987C119599485 @default.
- W3113703987 hasConceptScore W3113703987C127413603 @default.
- W3113703987 hasConceptScore W3113703987C155745195 @default.
- W3113703987 hasConceptScore W3113703987C165801399 @default.
- W3113703987 hasConceptScore W3113703987C24326235 @default.
- W3113703987 hasConceptScore W3113703987C2777271169 @default.
- W3113703987 hasConceptScore W3113703987C2778422915 @default.
- W3113703987 hasConceptScore W3113703987C41008148 @default.
- W3113703987 hasConceptScore W3113703987C46362747 @default.
- W3113703987 hasConceptScore W3113703987C60154766 @default.
- W3113703987 hasIssue "134" @default.
- W3113703987 hasOpenAccess W3113703987 @default.
- W3113703987 hasRelatedWork W1644812844 @default.
- W3113703987 hasRelatedWork W1966012941 @default.
- W3113703987 hasRelatedWork W2014759009 @default.
- W3113703987 hasRelatedWork W2036005279 @default.
- W3113703987 hasRelatedWork W2055732665 @default.
- W3113703987 hasRelatedWork W2089267425 @default.
- W3113703987 hasRelatedWork W2100168882 @default.
- W3113703987 hasRelatedWork W2130405953 @default.
- W3113703987 hasRelatedWork W2173200310 @default.
- W3113703987 hasRelatedWork W2313921896 @default.
- W3113703987 hasRelatedWork W2318206431 @default.
- W3113703987 hasRelatedWork W2471075719 @default.
- W3113703987 hasRelatedWork W2556507660 @default.
- W3113703987 hasRelatedWork W2609074482 @default.
- W3113703987 hasRelatedWork W2783667918 @default.
- W3113703987 hasRelatedWork W2802785001 @default.
- W3113703987 hasRelatedWork W3152523787 @default.
- W3113703987 hasRelatedWork W1759917695 @default.
- W3113703987 hasRelatedWork W2184697350 @default.
- W3113703987 hasRelatedWork W7277053 @default.
- W3113703987 isParatext "false" @default.
- W3113703987 isRetracted "false" @default.
- W3113703987 magId "3113703987" @default.
- W3113703987 workType "dissertation" @default.