Matches in SemOpenAlex for { <https://semopenalex.org/work/W3135321237> ?p ?o ?g. }
Showing items 1 to 69 of
69
with 100 items per page.
- W3135321237 abstract "Addition is a fundamental arithmetic operation used extensively in many Very Large Scale Integration (VLSI) systems, such as application-specific Digital Signal Processing (DSP) and microprocessor systems. This thesis presents a novel high-speed and high-performance multiplexer-based full adder cell (MUX-12T) for low-power applications. The proposed MUX-12T full adder is composed of two separate modules with identical hardware configurations to generate Sum and Csignals in a parallel manner. The MUX-12T adder circuit is analysed in interconnect analysis using the Microwind 2 CAD tool to evaluate layout thickness, width and height. The MUX-12T adder is modelled for its RLC values by varying the adders width, height and length according to body alter bias conditions to identify the R, L and C parameters that suit low-power applications. The simulation results clearly display the superiority of the design in terms of power dissipation, propagation delay, layout area and Power-Delay Product (PDP). The RLC modelled results for R, L andC values imply that the design is suitable for low-power circuits. The MUX-12T adder circuit is compared with several recently published adders at various feature sizes to demonstrate its superiority. The MUX-12T adder consumes 0.482 µW of power, has a 127.3 ps propagation delay and occupies an area of 10x9.3 µm2 at a 90 nm feature size. In addition, a 1-bit full adder cell (MCIT-6T) that uses only six transistors is proposed in this thesis. In this design, three multiplexers and one inverter are used to minimise the transistor count and reduce power consumption. The proposed MCIT6T full adder clearly outperforms existing adders in its temperature sustainability behaviour versus power dissipation and its leakage current parameters. The low powerand low transistor count qualify the MCIT-6T full adder cell for power efficient applications. The cell is designed using a combination of the Multiplexing Control Input Technique (MCIT) and Boolean identities. The design effectively adopts the MCIT technique to alleviate the threshold voltage-loss problem commonly encountered in Pass Transistor Logic (PTL)design." @default.
- W3135321237 created "2021-03-15" @default.
- W3135321237 creator A5061874280 @default.
- W3135321237 date "2012-12-01" @default.
- W3135321237 modified "2023-09-27" @default.
- W3135321237 title "Design of low-power multiplexer-based adders for digital infinite impulse response filter" @default.
- W3135321237 hasPublicationYear "2012" @default.
- W3135321237 type Work @default.
- W3135321237 sameAs 3135321237 @default.
- W3135321237 citedByCount "0" @default.
- W3135321237 crossrefType "dissertation" @default.
- W3135321237 hasAuthorship W3135321237A5061874280 @default.
- W3135321237 hasConcept C116206932 @default.
- W3135321237 hasConcept C119599485 @default.
- W3135321237 hasConcept C127413603 @default.
- W3135321237 hasConcept C134146338 @default.
- W3135321237 hasConcept C14580979 @default.
- W3135321237 hasConcept C164620267 @default.
- W3135321237 hasConcept C19275194 @default.
- W3135321237 hasConcept C24326235 @default.
- W3135321237 hasConcept C2776391166 @default.
- W3135321237 hasConcept C3227080 @default.
- W3135321237 hasConcept C41008148 @default.
- W3135321237 hasConcept C46362747 @default.
- W3135321237 hasConcept C70970002 @default.
- W3135321237 hasConcept C81843906 @default.
- W3135321237 hasConcept C90806461 @default.
- W3135321237 hasConceptScore W3135321237C116206932 @default.
- W3135321237 hasConceptScore W3135321237C119599485 @default.
- W3135321237 hasConceptScore W3135321237C127413603 @default.
- W3135321237 hasConceptScore W3135321237C134146338 @default.
- W3135321237 hasConceptScore W3135321237C14580979 @default.
- W3135321237 hasConceptScore W3135321237C164620267 @default.
- W3135321237 hasConceptScore W3135321237C19275194 @default.
- W3135321237 hasConceptScore W3135321237C24326235 @default.
- W3135321237 hasConceptScore W3135321237C2776391166 @default.
- W3135321237 hasConceptScore W3135321237C3227080 @default.
- W3135321237 hasConceptScore W3135321237C41008148 @default.
- W3135321237 hasConceptScore W3135321237C46362747 @default.
- W3135321237 hasConceptScore W3135321237C70970002 @default.
- W3135321237 hasConceptScore W3135321237C81843906 @default.
- W3135321237 hasConceptScore W3135321237C90806461 @default.
- W3135321237 hasLocation W31353212371 @default.
- W3135321237 hasOpenAccess W3135321237 @default.
- W3135321237 hasPrimaryLocation W31353212371 @default.
- W3135321237 hasRelatedWork W1867258986 @default.
- W3135321237 hasRelatedWork W2052531058 @default.
- W3135321237 hasRelatedWork W2151496666 @default.
- W3135321237 hasRelatedWork W2184429676 @default.
- W3135321237 hasRelatedWork W2244415110 @default.
- W3135321237 hasRelatedWork W2553683261 @default.
- W3135321237 hasRelatedWork W2782745319 @default.
- W3135321237 hasRelatedWork W2786836194 @default.
- W3135321237 hasRelatedWork W2791337398 @default.
- W3135321237 hasRelatedWork W2798491879 @default.
- W3135321237 hasRelatedWork W2808450564 @default.
- W3135321237 hasRelatedWork W2809891218 @default.
- W3135321237 hasRelatedWork W2967582577 @default.
- W3135321237 hasRelatedWork W3159495392 @default.
- W3135321237 hasRelatedWork W3161678484 @default.
- W3135321237 hasRelatedWork W3185490203 @default.
- W3135321237 hasRelatedWork W2119910445 @default.
- W3135321237 hasRelatedWork W2183446361 @default.
- W3135321237 hasRelatedWork W2389658591 @default.
- W3135321237 hasRelatedWork W2658701382 @default.
- W3135321237 isParatext "false" @default.
- W3135321237 isRetracted "false" @default.
- W3135321237 magId "3135321237" @default.
- W3135321237 workType "dissertation" @default.