Matches in SemOpenAlex for { <https://semopenalex.org/work/W3157617943> ?p ?o ?g. }
- W3157617943 endingPage "104264" @default.
- W3157617943 startingPage "104264" @default.
- W3157617943 abstract "In this paper we describe a novel and efficient System on Chip Field Programmable Gate Array (SoC FPGA) implementation and test bench for short Polar Codes on an Intel DE10-Standard Development Kit. Encoder and decoder are synthesized on the FPGA fabric and the whole functionality of a complete test bench is developed with an embedded ARM-based hard processor system. A Very High Speed Integrated Circuit (VHSIC) Hardware Description Language (VHDL) parametric design allows synthesis for different code lengths and is suitable for rate-adaptive decoding schemes. We implement fully-unrolled encoder and decoder architectures to achieve high troughputs and lower energy requirements, and achieve an 11% higher throughput than a reference implementation, for short Polar Codes. A novel Merged Processing Element (MPE) is optimized to be used with Sign–Magnitude LLR (SM LLR) discrete representations and pre-computing results in the decoder to reduce latency and resource consumption in comparison to reference designs. A simplified version of this MPE is also implemented, trading higher latencies for lower resource requirements. The SoC test bench design allows single-board automated testing and is also suitable for other error-correcting schemes. Error-correcting performance is evaluated for different combinations of integer and decimal part bits in LLR quantified representations. Also a new simplified non-statistical LLR metric was tested with promising results." @default.
- W3157617943 created "2021-05-10" @default.
- W3157617943 creator A5006878075 @default.
- W3157617943 creator A5009205063 @default.
- W3157617943 creator A5009936026 @default.
- W3157617943 creator A5047237365 @default.
- W3157617943 creator A5078711837 @default.
- W3157617943 date "2021-07-01" @default.
- W3157617943 modified "2023-09-27" @default.
- W3157617943 title "Fast and efficient FPGA implementation of Polar Codes and SoC test bench" @default.
- W3157617943 cites W1525711738 @default.
- W3157617943 cites W183754908 @default.
- W3157617943 cites W1990147572 @default.
- W3157617943 cites W1993492094 @default.
- W3157617943 cites W2003204237 @default.
- W3157617943 cites W2033234285 @default.
- W3157617943 cites W2044229883 @default.
- W3157617943 cites W2045276811 @default.
- W3157617943 cites W2051270424 @default.
- W3157617943 cites W2071727855 @default.
- W3157617943 cites W2084346236 @default.
- W3157617943 cites W2137222039 @default.
- W3157617943 cites W2145712176 @default.
- W3157617943 cites W2150498905 @default.
- W3157617943 cites W2169877013 @default.
- W3157617943 cites W2273218125 @default.
- W3157617943 cites W2301698642 @default.
- W3157617943 cites W2339155381 @default.
- W3157617943 cites W2402995073 @default.
- W3157617943 cites W2524844236 @default.
- W3157617943 cites W2551955304 @default.
- W3157617943 cites W2763873148 @default.
- W3157617943 cites W2773581832 @default.
- W3157617943 cites W2774719777 @default.
- W3157617943 cites W2800536835 @default.
- W3157617943 cites W2802514696 @default.
- W3157617943 cites W2888958539 @default.
- W3157617943 cites W2963389341 @default.
- W3157617943 cites W2981981287 @default.
- W3157617943 cites W3004321197 @default.
- W3157617943 cites W3089218212 @default.
- W3157617943 cites W3099354544 @default.
- W3157617943 cites W3103925037 @default.
- W3157617943 cites W3104672398 @default.
- W3157617943 cites W1947269653 @default.
- W3157617943 doi "https://doi.org/10.1016/j.micpro.2021.104264" @default.
- W3157617943 hasPublicationYear "2021" @default.
- W3157617943 type Work @default.
- W3157617943 sameAs 3157617943 @default.
- W3157617943 citedByCount "0" @default.
- W3157617943 crossrefType "journal-article" @default.
- W3157617943 hasAuthorship W3157617943A5006878075 @default.
- W3157617943 hasAuthorship W3157617943A5009205063 @default.
- W3157617943 hasAuthorship W3157617943A5009936026 @default.
- W3157617943 hasAuthorship W3157617943A5047237365 @default.
- W3157617943 hasAuthorship W3157617943A5078711837 @default.
- W3157617943 hasConcept C111919701 @default.
- W3157617943 hasConcept C11413529 @default.
- W3157617943 hasConcept C118021083 @default.
- W3157617943 hasConcept C118505674 @default.
- W3157617943 hasConcept C149635348 @default.
- W3157617943 hasConcept C157764524 @default.
- W3157617943 hasConcept C2776266606 @default.
- W3157617943 hasConcept C36941000 @default.
- W3157617943 hasConcept C41008148 @default.
- W3157617943 hasConcept C42276685 @default.
- W3157617943 hasConcept C42935608 @default.
- W3157617943 hasConcept C555944384 @default.
- W3157617943 hasConcept C57273362 @default.
- W3157617943 hasConcept C76155785 @default.
- W3157617943 hasConcept C9390403 @default.
- W3157617943 hasConceptScore W3157617943C111919701 @default.
- W3157617943 hasConceptScore W3157617943C11413529 @default.
- W3157617943 hasConceptScore W3157617943C118021083 @default.
- W3157617943 hasConceptScore W3157617943C118505674 @default.
- W3157617943 hasConceptScore W3157617943C149635348 @default.
- W3157617943 hasConceptScore W3157617943C157764524 @default.
- W3157617943 hasConceptScore W3157617943C2776266606 @default.
- W3157617943 hasConceptScore W3157617943C36941000 @default.
- W3157617943 hasConceptScore W3157617943C41008148 @default.
- W3157617943 hasConceptScore W3157617943C42276685 @default.
- W3157617943 hasConceptScore W3157617943C42935608 @default.
- W3157617943 hasConceptScore W3157617943C555944384 @default.
- W3157617943 hasConceptScore W3157617943C57273362 @default.
- W3157617943 hasConceptScore W3157617943C76155785 @default.
- W3157617943 hasConceptScore W3157617943C9390403 @default.
- W3157617943 hasLocation W31576179431 @default.
- W3157617943 hasOpenAccess W3157617943 @default.
- W3157617943 hasPrimaryLocation W31576179431 @default.
- W3157617943 hasRelatedWork W1998834391 @default.
- W3157617943 hasRelatedWork W2012476715 @default.
- W3157617943 hasRelatedWork W2045331298 @default.
- W3157617943 hasRelatedWork W2078645080 @default.
- W3157617943 hasRelatedWork W2098122476 @default.
- W3157617943 hasRelatedWork W2151127663 @default.
- W3157617943 hasRelatedWork W2259740350 @default.
- W3157617943 hasRelatedWork W2349436890 @default.
- W3157617943 hasRelatedWork W2366583186 @default.