FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W3202917172> ?p ?o ?g. }

• W3202917172 abstract "Many modern workloads such as neural network inference and graph processing are fundamentally memory-bound. For such workloads, data movement between memory and CPU cores imposes a significant overhead in terms of both latency and energy. A major reason is that this communication happens through a narrow bus with high latency and limited bandwidth, and the low data reuse in memory-bound workloads is insufficient to amortize the cost of memory access. Fundamentally addressing this data movement bottleneck requires a paradigm where the memory system assumes an active role in computing by integrating processing capabilities. This paradigm is known as processing-in-memory (PIM). Recent research explores different forms of PIM architectures, motivated by the emergence of new technologies that integrate memory with a logic layer, where processing elements can be easily placed. Past works evaluate these architectures in simulation or, at best, with simplified hardware prototypes. In contrast, the UPMEM company has designed and manufactured the first publicly-available real-world PIM architecture. The UPMEM PIM architecture combines traditional DRAM memory arrays with general-purpose in-order cores, called DRAM Processing Units (DPUs), integrated in the same chip. This paper presents key takeaways from the first comprehensive analysis [1] of the first publicly-available real-world PIM architecture. First, we introduce our experimental characterization of the UPMEM PIM architecture using microbenchmarks, and present PrIM (Processing-In-Memory benchmarks), a benchmark suite of 16 workloads from different application domains (e.g., dense/sparse linear algebra, databases, data analytics, graph processing, neural networks, bioinformatics, image processing), which we identify as memory-bound. Second, we provide four key takeaways about the UPMEM PIM architecture, which stem from our study of the performance and scaling characteristics of PrIM benchmarks on the UPMEM PIM architecture, and their performance and energy consumption comparison to their state-of-the-art CPU and GPU counterparts. More insights about suitability of different workloads to the PIM system, programming recommendations for software designers, and suggestions and hints for hardware and architecture designers of future PIM systems are available in [1]." @default.
• W3202917172 created "2021-10-11" @default.
• W3202917172 creator A5020856640 @default.
• W3202917172 creator A5044162748 @default.
• W3202917172 creator A5044416322 @default.
• W3202917172 creator A5050695684 @default.
• W3202917172 creator A5076404852 @default.
• W3202917172 creator A5091016237 @default.
• W3202917172 date "2021-10-18" @default.
• W3202917172 modified "2023-10-18" @default.
• W3202917172 title "Benchmarking Memory-Centric Computing Systems: Analysis of Real Processing-In-Memory Hardware" @default.
• W3202917172 cites W1559781097 @default.
• W3202917172 cites W1578894366 @default.
• W3202917172 cites W1844274058 @default.
• W3202917172 cites W1969911580 @default.
• W3202917172 cites W1970426108 @default.
• W3202917172 cites W1975237352 @default.
• W3202917172 cites W1981943579 @default.
• W3202917172 cites W1982142946 @default.
• W3202917172 cites W1992487929 @default.
• W3202917172 cites W2002555321 @default.
• W3202917172 cites W2004823737 @default.
• W3202917172 cites W2011591402 @default.
• W3202917172 cites W2023834387 @default.
• W3202917172 cites W2028802049 @default.
• W3202917172 cites W2030407693 @default.
• W3202917172 cites W2036895660 @default.
• W3202917172 cites W2048044823 @default.
• W3202917172 cites W2048466306 @default.
• W3202917172 cites W2048588974 @default.
• W3202917172 cites W2058490651 @default.
• W3202917172 cites W2066280488 @default.
• W3202917172 cites W2078141470 @default.
• W3202917172 cites W2081729575 @default.
• W3202917172 cites W2083544890 @default.
• W3202917172 cites W2086112773 @default.
• W3202917172 cites W2092324191 @default.
• W3202917172 cites W2093524602 @default.
• W3202917172 cites W2100846455 @default.
• W3202917172 cites W2102449048 @default.
• W3202917172 cites W2112181056 @default.
• W3202917172 cites W2119092821 @default.
• W3202917172 cites W2135393827 @default.
• W3202917172 cites W2135965542 @default.
• W3202917172 cites W2146276996 @default.
• W3202917172 cites W2146715387 @default.
• W3202917172 cites W2147926533 @default.
• W3202917172 cites W2155702343 @default.
• W3202917172 cites W2157116240 @default.
• W3202917172 cites W2164577583 @default.
• W3202917172 cites W2250217037 @default.
• W3202917172 cites W2272558892 @default.
• W3202917172 cites W2332254524 @default.
• W3202917172 cites W2396622873 @default.
• W3202917172 cites W240706956 @default.
• W3202917172 cites W2418958843 @default.
• W3202917172 cites W2433160560 @default.
• W3202917172 cites W2508602506 @default.
• W3202917172 cites W2511463163 @default.
• W3202917172 cites W2513721464 @default.
• W3202917172 cites W2517869808 @default.
• W3202917172 cites W2518281301 @default.
• W3202917172 cites W2518511512 @default.
• W3202917172 cites W2526202524 @default.
• W3202917172 cites W2529008862 @default.
• W3202917172 cites W2593313312 @default.
• W3202917172 cites W2605347906 @default.
• W3202917172 cites W2612654866 @default.
• W3202917172 cites W2612905056 @default.
• W3202917172 cites W2613051255 @default.
• W3202917172 cites W2613569094 @default.
• W3202917172 cites W2616915022 @default.
• W3202917172 cites W2626519144 @default.
• W3202917172 cites W2736517506 @default.
• W3202917172 cites W2767588966 @default.
• W3202917172 cites W2789554134 @default.
• W3202917172 cites W2794842046 @default.
• W3202917172 cites W2795118915 @default.
• W3202917172 cites W2798476846 @default.
• W3202917172 cites W2801000640 @default.
• W3202917172 cites W2808118451 @default.
• W3202917172 cites W2809205380 @default.
• W3202917172 cites W2809295488 @default.
• W3202917172 cites W2905808651 @default.
• W3202917172 cites W2908013846 @default.
• W3202917172 cites W2913104037 @default.
• W3202917172 cites W2921796727 @default.
• W3202917172 cites W2944576035 @default.
• W3202917172 cites W2946017187 @default.
• W3202917172 cites W2946037574 @default.
• W3202917172 cites W2950138172 @default.
• W3202917172 cites W2952438573 @default.
• W3202917172 cites W2962903741 @default.
• W3202917172 cites W2967324946 @default.
• W3202917172 cites W2982008795 @default.
• W3202917172 cites W2996972313 @default.
• W3202917172 cites W2999623539 @default.
• W3202917172 cites W3016266693 @default.
• W3202917172 cites W3031771821 @default.
• W3202917172 cites W3042829099 @default.

• next