Matches in SemOpenAlex for { <https://semopenalex.org/work/W3206216370> ?p ?o ?g. }
Showing items 1 to 63 of
63
with 100 items per page.
- W3206216370 endingPage "4933" @default.
- W3206216370 startingPage "4922" @default.
- W3206216370 abstract "As computer power increases, digital integrated circuits become more important correspondence, which is fundamental for 5G innovation execution. The compositionally challenging part of scaling down to ever more modest gadget measurements has brought about rationale entryway densities reaching billions for each millimeter square. Formal check procedures in present day digital extremely huge scope integration (VLSI) models today face an exceptionally serious hunt space blast issue because of this rising intricacy. Notwithstanding progressions in plan debugging approaches that utilization computer aided design devices to produce explained symptomatic portrayals of issue areas, there is as yet a significant lack of exploration efforts zeroed in on proficient automatic bug site correction strategies. We present a further developed auto-correction approach for detecting and correcting rationale shortcomings of the kind - entryway substitution, overabundance, and missing inverters. Decreased rationale fixing time and size of the obligatory injection circuit for selecting ideal plans utilizing SAT engines are the vital targets of the redesigned algorithm. Subsequently, by continuously narrowing the pursuit space without compromising the nature of the amended plan, the recommended correction algorithm evades the compromise between elite and complete % rightness. Using the ISCAS'85 and ISCAS'89 benchmarks, we tracked down that the recommended correction approach outperforms recently revealed instruments as far as normal size of injected plan by around 1.5x. Likewise, when contrasted with two ongoing correction measures, the normal speed of formation of redressed digital plans has developed to around 60.73xand 4x. A fundamental feature of a VLSI algorithm is how data circulates on the underlying network of processors. Pipelining is a type of computing that is common in VLSI algorithms." @default.
- W3206216370 created "2021-10-25" @default.
- W3206216370 creator A5012212388 @default.
- W3206216370 date "2021-10-16" @default.
- W3206216370 modified "2023-09-26" @default.
- W3206216370 title "Algorithm for auto correction in digital VLSI circuits" @default.
- W3206216370 hasPublicationYear "2021" @default.
- W3206216370 type Work @default.
- W3206216370 sameAs 3206216370 @default.
- W3206216370 citedByCount "0" @default.
- W3206216370 crossrefType "journal-article" @default.
- W3206216370 hasAuthorship W3206216370A5012212388 @default.
- W3206216370 hasConcept C113775141 @default.
- W3206216370 hasConcept C11413529 @default.
- W3206216370 hasConcept C138885662 @default.
- W3206216370 hasConcept C14580979 @default.
- W3206216370 hasConcept C149635348 @default.
- W3206216370 hasConcept C168065819 @default.
- W3206216370 hasConcept C199360897 @default.
- W3206216370 hasConcept C2776401178 @default.
- W3206216370 hasConcept C2779960059 @default.
- W3206216370 hasConcept C41008148 @default.
- W3206216370 hasConcept C41895202 @default.
- W3206216370 hasConceptScore W3206216370C113775141 @default.
- W3206216370 hasConceptScore W3206216370C11413529 @default.
- W3206216370 hasConceptScore W3206216370C138885662 @default.
- W3206216370 hasConceptScore W3206216370C14580979 @default.
- W3206216370 hasConceptScore W3206216370C149635348 @default.
- W3206216370 hasConceptScore W3206216370C168065819 @default.
- W3206216370 hasConceptScore W3206216370C199360897 @default.
- W3206216370 hasConceptScore W3206216370C2776401178 @default.
- W3206216370 hasConceptScore W3206216370C2779960059 @default.
- W3206216370 hasConceptScore W3206216370C41008148 @default.
- W3206216370 hasConceptScore W3206216370C41895202 @default.
- W3206216370 hasLocation W32062163701 @default.
- W3206216370 hasOpenAccess W3206216370 @default.
- W3206216370 hasPrimaryLocation W32062163701 @default.
- W3206216370 hasRelatedWork W1486353926 @default.
- W3206216370 hasRelatedWork W1491812002 @default.
- W3206216370 hasRelatedWork W2078325499 @default.
- W3206216370 hasRelatedWork W2101715748 @default.
- W3206216370 hasRelatedWork W2140253233 @default.
- W3206216370 hasRelatedWork W215355005 @default.
- W3206216370 hasRelatedWork W2181723921 @default.
- W3206216370 hasRelatedWork W2295898773 @default.
- W3206216370 hasRelatedWork W2410992476 @default.
- W3206216370 hasRelatedWork W2414515960 @default.
- W3206216370 hasRelatedWork W2496118265 @default.
- W3206216370 hasRelatedWork W2498534068 @default.
- W3206216370 hasRelatedWork W2523245717 @default.
- W3206216370 hasRelatedWork W2725264035 @default.
- W3206216370 hasRelatedWork W276611319 @default.
- W3206216370 hasRelatedWork W3131637772 @default.
- W3206216370 hasRelatedWork W3131936776 @default.
- W3206216370 hasRelatedWork W3136334354 @default.
- W3206216370 hasRelatedWork W65565496 @default.
- W3206216370 hasRelatedWork W2598378004 @default.
- W3206216370 isParatext "false" @default.
- W3206216370 isRetracted "false" @default.
- W3206216370 magId "3206216370" @default.
- W3206216370 workType "article" @default.