FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W356064488> ?p ?o ?g. }

• W356064488 abstract "Designers play an important and critical role in developing innovative product design, which is the key for a company to survive in the highly competitive market with ever-increasing demands from customers. However, how designers think, reason, judge, and make decisions has not yet been studied well. This thesis aims to develop experimental approaches to qualitatively and quantitatively understand designers' cognitive activities in order to explore product innovation in the early design stages. To study designers' cognitive activities, a new protocol analysis method is developed. In the protocol analysis experiment, designers' activities were recorded when solving a design problem. Designers were interviewed to recall their design process immediately after finishing the design. Then, the recorded verbal data were analyzed by transcribing, segmentation and encoding for further analysis. In general, protocol analysis is used to transform the unstructured data collected from designers into structured data. Existing protocol analysis methods used to study designers' cognitive activities heavily depend on specific design problems, specific domains and the persons who analyze the protocol data. The new protocol analysis method presented in this thesis is based on the concept of the state of design and recursive object model. It can be easily applied to any design problem and any domain. Using this method, the changes of designers' cognitive activities during the design process can be quantified. Some guidelines and recommendations for assisting designers to deliver an innovative design are summarized at the end of the present thesis based on the experimental results. The protocol analysis results have also been used to evaluate Environment-Based Design (EBD) as a descriptive design model; hence, EBD can be used as the theoretical foundation to illustrate, describe, and explain how designers conduct a design task. Another part of my thesis is to simulate the design process by developing a virtual experiment. In the virtual experiment, the selected design problem: finite element mesh design, can be automatically solved using a program developed in the computer environment of Visual C++. Net 2003. Then, different settings of the parameters, different strategies, different formulations of design requirements, and different sequences for solving the design problem are simulated to compare the differences of meshes. Three routes leading designers to innovative designs are proposed and examined through this virtual experiment. Based on the three routes, an ANN-based element extraction method for finite element mesh design is developed to illustrate the feasibility of the three routes for changing design solutions. Therefore, the two experimental approaches proposed in this thesis can be used for understanding design activities in a more systematic manner" @default.
• W356064488 created "2016-06-24" @default.
• W356064488 creator A5005248928 @default.
• W356064488 date "2007-01-01" @default.
• W356064488 modified "2023-09-27" @default.
• W356064488 title "Experimental approaches for understanding conceptual design activities" @default.
• W356064488 cites W1492883275 @default.
• W356064488 cites W1510672157 @default.
• W356064488 cites W1523761582 @default.
• W356064488 cites W1527311855 @default.
• W356064488 cites W1528370210 @default.
• W356064488 cites W1531279344 @default.
• W356064488 cites W1535895075 @default.
• W356064488 cites W1538807643 @default.
• W356064488 cites W1563669881 @default.
• W356064488 cites W1565025777 @default.
• W356064488 cites W1573997612 @default.
• W356064488 cites W1578182704 @default.
• W356064488 cites W1598660021 @default.
• W356064488 cites W187569310 @default.
• W356064488 cites W1924065742 @default.
• W356064488 cites W1963547174 @default.
• W356064488 cites W1963596419 @default.
• W356064488 cites W1963861386 @default.
• W356064488 cites W1963977786 @default.
• W356064488 cites W1964024933 @default.
• W356064488 cites W1965146769 @default.
• W356064488 cites W1967885597 @default.
• W356064488 cites W1968306884 @default.
• W356064488 cites W1969652663 @default.
• W356064488 cites W1973815994 @default.
• W356064488 cites W1974822498 @default.
• W356064488 cites W1976338531 @default.
• W356064488 cites W1977847453 @default.
• W356064488 cites W1979841306 @default.
• W356064488 cites W1982288108 @default.
• W356064488 cites W1983941737 @default.
• W356064488 cites W1984799457 @default.
• W356064488 cites W1986188864 @default.
• W356064488 cites W1986499245 @default.
• W356064488 cites W1991585592 @default.
• W356064488 cites W1991841518 @default.
• W356064488 cites W1993764030 @default.
• W356064488 cites W1994407298 @default.
• W356064488 cites W1996569763 @default.
• W356064488 cites W1997848070 @default.
• W356064488 cites W1999182274 @default.
• W356064488 cites W1999360822 @default.
• W356064488 cites W2001199459 @default.
• W356064488 cites W2002183047 @default.
• W356064488 cites W2004062520 @default.
• W356064488 cites W2004930725 @default.
• W356064488 cites W2007549129 @default.
• W356064488 cites W2007863131 @default.
• W356064488 cites W2008182232 @default.
• W356064488 cites W2008573763 @default.
• W356064488 cites W2014408268 @default.
• W356064488 cites W2014627519 @default.
• W356064488 cites W2014768794 @default.
• W356064488 cites W2017057457 @default.
• W356064488 cites W2017769397 @default.
• W356064488 cites W2018704349 @default.
• W356064488 cites W2019664880 @default.
• W356064488 cites W2021575865 @default.
• W356064488 cites W2023115061 @default.
• W356064488 cites W2023189086 @default.
• W356064488 cites W2023902875 @default.
• W356064488 cites W2027665490 @default.
• W356064488 cites W2029100676 @default.
• W356064488 cites W2031140167 @default.
• W356064488 cites W2033703136 @default.
• W356064488 cites W2034080401 @default.
• W356064488 cites W2039981053 @default.
• W356064488 cites W2042806915 @default.
• W356064488 cites W2044287331 @default.
• W356064488 cites W2044866664 @default.
• W356064488 cites W2045178568 @default.
• W356064488 cites W2047134707 @default.
• W356064488 cites W2049006605 @default.
• W356064488 cites W2049060419 @default.
• W356064488 cites W2049662724 @default.
• W356064488 cites W2050549722 @default.
• W356064488 cites W2056146479 @default.
• W356064488 cites W2057909950 @default.
• W356064488 cites W2061663514 @default.
• W356064488 cites W2061961353 @default.
• W356064488 cites W2063098256 @default.
• W356064488 cites W2064982073 @default.
• W356064488 cites W2068429990 @default.
• W356064488 cites W2069758908 @default.
• W356064488 cites W2071244092 @default.
• W356064488 cites W2071652504 @default.
• W356064488 cites W2074371567 @default.
• W356064488 cites W2075486006 @default.
• W356064488 cites W2076385387 @default.
• W356064488 cites W2079247256 @default.
• W356064488 cites W2079265907 @default.
• W356064488 cites W2079778326 @default.
• W356064488 cites W2084219346 @default.
• W356064488 cites W2084639429 @default.

• next