FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W4230710791> ?p ?o ?g. }

• W4230710791 endingPage "161" @default.
• W4230710791 startingPage "153" @default.
• W4230710791 abstract "Free Access Bibliography Chao Li, Chao LiSearch for more papers by this authorSouleymane Balla-Arabe, Souleymane Balla-ArabeSearch for more papers by this authorFan Yang-Song, Fan Yang-SongSearch for more papers by this author Book Author(s):Chao Li, Chao LiSearch for more papers by this authorSouleymane Balla-Arabe, Souleymane Balla-ArabeSearch for more papers by this authorFan Yang-Song, Fan Yang-SongSearch for more papers by this author First published: 30 October 2017 https://doi.org/10.1002/9781119467243.biblio AboutPDFPDF ToolsRequest permissionExport citationAdd to favoritesTrack citation ShareShareShare a linkShare onFacebookTwitterLinked InRedditWechat References Ackenhusen J.G., Real Time Signal Processing: Design and Implementation of Signal Processing Systems, Prentice Hall PTR, Indianapolis, 1999. ADSC, “ ADSC research highlights: synthesize hardware, without hardware expertise”, available at: https://adsc.illinois.edu/research/adsc-research-highlights/adsc-research-highlights-synthesize-hardware-without-hardware-expe, January 2016. Aguirre M.A., Tombs J.N. et al., “Microprocessor and FPGA interfaces for in–system co–debugging in field programmable hybrid systems”, Microprocessors and Microsystems, vol. 29, pp. 75– 85, 2005. Akgün D., “A practical parallel implementation for tdlms image filter on multicore processor”, Journal of Real–Time Image Processing, pp. 1– 12, 2014. Altera , “ NIOS II Gen2 Processor Reference Guide”, available at: https://www.altera.com/documentation/iga1420498949526.html, 2016. Ayguade E., Copty N., Duran A. et al., “The design of openmp tasks”, IEEE Transactions on Parallel and Distributed Systems, vol. 20, no. 3, pp. 404– 418, 2009. Barat F., Lauwereins R., Deconinck G. et al., “Reconfigurable instruction set processors from a hardware/software perspective”, IEEE Transactions on Software Engineering, vol. 28, no. 9, pp. 847– 862, 2002. Barney B., “ Posix threads programming”, available at: https://computing.llnl.gov/tutorials/pthreads/, 2017. Bartovsky J., Dokladal P., Dokl E. et al., “Parallel implementation of sequential morphological filters”, Journal of Real-Time Image Processing, vol. 9, no. 2, pp. 315– 327, 2014. Bergan T., Anderson O., “CoreDet: A compiler and runtime system for deterministic multithread execution”, ACM Sigplan Notices, vol. 45, no. 3, pp. 53– 64, 2010. Biswal P., Mondal P., Banerjee S. et al., “Parallel architecture for accelerating affine transform in high–speed imaging systems”, Journal of Real–Time Image Processing, vol. 8, no. 1, pp. 69– 79, 2013. Biswas P., Banerjee S., “ISEGEN: An intarative improvement-based ISE generation technique for fast customization of processors”, IEEE Transactions on VLSI Systems, vol. 14, no. 7, pp. 754– 762, 2006. Brost V., Yang F., Paindavoine M. et al., “Multiple modular VLIW processors based on FPGA”, Journal of Electronic Imaging, SPIE, vol. 16, no. 2, pp. 1– 10, 2007. Cadence , “ C–to–Silicon Compiler High-Level Synthesis”, Cadence Design Systems, Inc, available at: https://www.cadence.com/rl/Resources/datasheets/C2Silicon_ds.pdf, 2011. Cham W.K., “ Development of integer cosine transforms by the principle of dyadic symmetry”, IEEE Proceeding I: Communications, Speech and Vision, vol. 136, no. 4, pp. 276– 282, 1989. Chen C.S., Fralick S.A., “A fast computational algorithm for the discrete cosine transform”, IEEE Transactions on Communication, vol. 25, pp. 1004– 1009, 1977. Chen X., Maskell D.L., Sun Y. et al., “Fast identification of custom instructions for extensible processors”, IEEE Transactions on Computer–Aided Design of Integrated Circuits and Systems, vol. 26, no. 2, pp. 359– 368, 2007. Che S., Li J., Sheaer J. et al., “ Accelerating compute–intensive applications with gpus and fpgas”, Symposium on Application Specific Processors (SASP), pp. 101– 107, Anaheim, California, USA, June 2008. Chiodo M., Giusto P.A., Jurecska A. et al., “Hardware–software co-design of embedded systems”, Micro, IEEE, vol. 14, no. 4, pp. 26– 36, 1994. Choi S., “Fast and robust extraction of optical and morphological properties of human skin using a hybrid stochastic-deterministic algorithm: Monte–Carlo simulation study”, Lasers in Medical Sciences, vol. 25, no. 5, pp. 733– 741, 2010. Cong J., Liu B., Neuendorer S. et al., “High–level synthesis for fpgas: From prototyping to deployment”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 30, no. 4, pp. 473– 491, 2011. Deming C., Eric L., Kyle R. et al., Hardware synthesis without hardware expertise, Technical Report, Advanced Digital Sciences Center (ADSC), University of Illinois, 2011. Geoffray N., Thomas G., “VMKit: a substrate for managed runtime environments”, ACM Sigplan Notices, vol. 45, no. 7, pp. 51– 61, 2010. Glesner M., Hollsttein T. et al., “ Reconfigurable platforms for ubiquitous computing”, Proceedings of the First Conference on Computer Frontiers, pp. 377– 389, New York, USA, 2004. Hasan M.Z., Sotirios S.G., “Customized kernel execution on reconfigurable hardware for embedded applications”, Journal of Microprocessors and Microsystems, vol. 33, pp. 211– 220, 2011. Hosseini F., Fijany A., Safari S. et al., “Fast implementation of dense stereo vision algorithms on a highly parallel simd architecture”, Journal of Real–Time Image Processing, vol. 8, no. 4, pp. 421– 435, 2013. Huang R., Deng D.Y., Suh G.E. et al., “Orthrus: efficient software integrity protection on multi-cores”, ACM Sigplan Notices, vol. 45, no. 3, pp. 371– 383, 2010. IEEE Std., IEEE standard for Verilog hardware description language, IEEE Std 1364–2001, IEEE, 2006. IEEE Std., Behavioral languages - part 1-1: VHDL language reference manual, IEEE Std 1076–2008, IEEE, 2011. Intel, “ Intel C++ Compiler User and Reference Guides”, 304968–022us edition, available at: http://www.physics.udel.edu/~bnikolic/QTTG/shared/docs/intel_c_user_and_reference_guide.pdf, 2008. Jacques S.L., Spectroscopic determination of tissue optical properties using optical fiber spectrometer, Technical Report, available at: http://omlc.ogi.edu/news/apr08/skinspectra/index.html, 2008. Jolivot R., Development of an imaging system dedicated to the acquisition, analysis and multispectral characterisation of skin lesions, PhD Thesis, University of Burgundy, 2011. Jolivot R., Benezeth Y., Marzani F. et al., “Skin parameter map retrieval from a dedicated multispectral imaging system applied to dermatology/cosmetology”, International Journal of Biomedical Imaging, vol. 15, p. 15, 2013. Jung Y.K., “Hardware/software co–reconfigurable instruction decoder for adaptive multi–core DSP architectures”, Journal Signal Processing System, vol. 62, pp. 273– 285, 2011. Karuri K., Chattopadhyay A., “A design flow for architecture exploration and implementation of paritially reconfigurable processors”, IEEE Transactions on VLSI systems, vol. 16, no. 10, pp. 1281– 1294, 2008. Kehtarnavaz N., Gamadia M., Real–Time Image and Video Processing: from Research to Reality, Morgan & Claypool Publishers, San Rafael, 2006. Kehtarnavaz N., Real–Time Digital Signal Processing Based on the TMS320C6000 , Elsevier, Amsterdam, 2011. Kestur S., Davis J.O., Williams O. et al., “ Blas comparison on FPGA, CPU and GPU”, VLSI (ISVLSI), IEEE Computer Society Annual Symposium, pp. 288– 293, Lixouri, Greece, 2010. Kubelka P., Munk F., “Ein beitrag zur optik der farbanstriche”, Zeitschrift für technische Physik, vol. 9, pp. 593– 601, 1931. Kyrkou C., Theocharides T., “A parallel hardware architecture for real-time object detection with support vector machines”, IEEE Transactions on Computers, vol. 61, no. 6, pp. 831– 842, 2012. Lam S.K., Srikanthan T., “Rapid design of area–efficient custom instructions for reconfigurable embedded processing”, Journal of System Architecture, vol. 55, pp. 1– 14, 2009. Lee Y., “A cost effective architecture for 8x8 two–dimensional dct/idct using direct method”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 7. no. 3, pp. 459– 467, 1997. Liang Y., Rupnow K., Li Y. et al., “High-level synthesis: Productivity, performance, and software constraints”, Journal of Electrical and Computer Engineering, vol. 14, p. 14, 2012. LLVM., “ The LLVM Compiler Infrastructure”, available at: http://llvm.org, 2017. Loeffler C., Lightenberg A, “ Practical fast 1–D dct algorithms with 11 multiplications”, Proceeding of IEEE ICASSP'89, vol. 2, pp. 988– 991, New York, USA, 1989. Loo S.M, Wells B., “ Handel-C for rapid prototyping of VLSI coprocessors for real-time systems”, Proceedings of the 34th Southeasterm Symposium System Theory, pp. 6– 10, Huntsville, Alabama, USA, 2002. Lu H., Forin A., “Automatic processor customization for zero–overhead online software verification”, IEEE Transactions on VLSI systems, vol. 16, no. 10, pp. 1346– 1357, 2008. Ma S., Kuo C.-C.J., “ High-definition video coding with super-macroblocks”, Visual Communications and Image Processing, SPIE Proceedings, vol. 6508, 2007. MathWorks , “ Getting Started with MATLAB”, available at: https://www.mathworks.com/help/pdf_doc/matlab/getstart.pdfr, 2015. Meeus W., Van Beeck K., Goedeme T. et al., “An overview of today's high-level synthesis tools”, Design Automation for Embedded Systems, vol. 16, no. 3, pp. 31– 51, 2012. Moreland T.B., Introduction to Video and Image Processing, Building Real Systems and Applications, Springer, Berlin Heidelberg, 2012. Myers D.G., “Image processing”, Electrical Engineering, vol. 1, pp. 397– 433, 2009. National Instruments , “ Getting Started with LabVIEW”, available at: http//itech.fgcu.edu/faculty/zalewski/cda4170/files/LV_Getting_Started.pdf, 2007. NVIDIA, “ Intro to OpenCL”, available at: http://www.cc.gatech.edu/~vetter/keeneland/tutorial-2011-04-14/06-intro_to_opencl.pdf, 2011. NVIDIA, “ Information to CUDA C”, available at: http://www.cc.gatech.edu/~vetter/keeneland/tutorial-2012-02-20/07-intro_to_cuda_c.pdf, 2012. Panda P.R., “ SYSTEM C – a modeling platform supporting multiple design abstractions”, Proceedings of the 14th International Symposium System Synthesis, pp. 75– 80, Montreal, Quebec, Canada, August 2001. Prost–Boucle A., Muller O., Rousseau F., “Fast and standalone design space exploration for high-level synthesis under resource constraints”, Journal of Systems Architecture, vol. 60, no. 1, pp. 79– 93, 2014. Rupnow K., Liang Y., Li Y. et al., “ High level synthesis of stereo matching: Productivity, performance, and software constraints”, IEEE International Conference on Field–Programmable Technology, pp. 1– 8, New Delhi, India, 2011. Samsung Electronics co. Ltd and British Broadcasting Corporation , “ HEVC Reference software HM 5.0”, available at: https://hevc.hhi.fraunhofer.de/svn/svn_HEVCSoftware/tags/HM-5.2/, 2010. Seto K., Fujita M., “Custom Instruction generation for configurable processors with limited numbers of operands”, IPSJ Transactions on System LSI Design Methodology, vol. 3, pp. 57– 68, 2010. Shin D., Gerstlauer A., “An interactive design environment for C–based high–level synthesis of RTL processors”, IEEE Transactions on VLSI systems, vol. 16, no. 4, pp. 466– 475, 2008. Stratton J.A., Stone S.S., Hwu W.-M. et al., “ An efficient implementation of cuda kernels for multi-core cpus”, in J. Nelson Amaral (ed.), Languages and Compilers for Parallel Computing, Springer–Verlag, Berlin, 2008. Synopsys , “ Synphony C Compiler”, available at: http://www.scanru.ru/file_link.php?fid=831, 2010. Syswerda G., “ Uniform crossover in genetic algorithms”, Proceedings of the 3rd International Conference on Genetic Algorithms, pp. 2– 9, San Francisco, CA, USA, 1989. Takatani S., Graham M.D., “Theoretical analysis of diffuse reflectance from a two–layer tissue model”, IEEE Transactions on Biomedical Engineering, vol. 26, no. 12, pp. 656– 664, 1979. Tiensyrja K., Cupak M., System C. et al., “ Based system-level design for reconfigurable System-on-Chip”, in P. Boulet (ed.), Advances in Design and Specification Languages for SoCs , Springer, Berlin, 2005. Tol M.V., Jesshope C., Lankamp M. et al., “An implementation of the fSANEg virtual processor using fPOSIXg threads”, Journal of Systems Architecture, vol. 55, no. 3, pp. 162– 169, 2009. Ugur K., Andersson K., “High performance, low complexity video coding and the emerging HEVC standard”, IEEE Transactions on Circuits and Systems for Video Technology, vol. 20, no. 12, pp. 1688– 1697, 2010. Viator J.A., Jung B., Svaasand L.O. et al., “Determination of human skin optical properties from spectrophotometric measurements based on optimization by genetic algorithms”, Journal of Biomedical Optics, vol. 10, no. 2, 2005. Villarreal J., Park A., Najjar W. et al., “ Designing modular hardware accelerators in c with roccc 2.0”, 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 127– 134, Charlotte, North Carolina, USA, 2010. Wakabayashi K., “ Cyberworkbench: integrated design environment based on c–based behavior synthesis and verification”, IEEE VLSI-TSA International Symposium on Design, Automation and Test, pp. 173– 176, Hsinchu, Taiwan, 2005. Wang G., Catapult C., Synthesis Work Flow Tutorial, ELEC 522 Advanced VLSI Design, Rice University, version 1.3, October 2010. Xilinx , “ Micro Blaze Soft Processor Core”, available at: http://www.xilinx.com/products/design_resources/proc_central/microblaze_faq.pdf, 2009. Xilinx , “ ISE design suite 11”, available at: http://www.xilinx.com/tools/designtools.htm, 2009. Xilinx, Virtex–6, “ ds150 virtex-6 family overview”, available at: http://www.xilinx.com/support/documentation/data_sheets, 2009. Xilinx , “ System Generator for DSP – Getting Started Guide”, available at: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_5/sysgen_gs.pdf, 2012. Xilinx , “ Vivado Design Suite User Guide”, ug902(2012.2) edition, Xilinx, July 2012. Xilinx , Introduction to fpga design with vivado high–level synthesis, Technical Report UG998 (v1.0), 2013. Zhang Z., Fan Y., Jiang W. et al., “ Autopilot: A platform–based ESL synthesis system”, in P. Coussy , A. Morawiec (eds), High–Level Synthesis, Springer, Netherlands, 2008. Zou D., Dou Y., Xia F. et al., “Optimization schemes and performance evaluation of smith-waterman algorithm on CPU, GPU and FPGA”, Concurrency and Computation: Practice and Experience, vol. 24, no. 14, pp. 1625– 1644, 2012. Architecture-Aware Optimization Strategies in Real-time Image Processing ReferencesRelatedInformation" @default.
• W4230710791 created "2022-05-11" @default.
• W4230710791 date "2017-10-30" @default.
• W4230710791 modified "2023-10-16" @default.
• W4230710791 title "Bibliography" @default.
• W4230710791 cites W1966739192 @default.
• W4230710791 cites W1968122133 @default.
• W4230710791 cites W1971987268 @default.
• W4230710791 cites W1975196344 @default.
• W4230710791 cites W1982052956 @default.
• W4230710791 cites W1988163097 @default.
• W4230710791 cites W1988623917 @default.
• W4230710791 cites W1993551805 @default.
• W4230710791 cites W1999277510 @default.
• W4230710791 cites W1999736507 @default.
• W4230710791 cites W2003557304 @default.
• W4230710791 cites W2013866791 @default.
• W4230710791 cites W2022020111 @default.
• W4230710791 cites W2023618735 @default.
• W4230710791 cites W2034926331 @default.
• W4230710791 cites W2042928023 @default.
• W4230710791 cites W2065836623 @default.
• W4230710791 cites W2095761111 @default.
• W4230710791 cites W2095870655 @default.
• W4230710791 cites W2099328942 @default.
• W4230710791 cites W2104559582 @default.
• W4230710791 cites W2105815873 @default.
• W4230710791 cites W2108791478 @default.
• W4230710791 cites W2108801243 @default.
• W4230710791 cites W2110350195 @default.
• W4230710791 cites W2113755305 @default.
• W4230710791 cites W2127217676 @default.
• W4230710791 cites W2127699991 @default.
• W4230710791 cites W2148088056 @default.
• W4230710791 cites W2151607777 @default.
• W4230710791 cites W2153494454 @default.
• W4230710791 cites W2158794422 @default.
• W4230710791 cites W2159184138 @default.
• W4230710791 cites W2166029537 @default.
• W4230710791 cites W4254921815 @default.
• W4230710791 cites W4256558465 @default.
• W4230710791 doi "https://doi.org/10.1002/9781119467243.biblio" @default.
• W4230710791 hasPublicationYear "2017" @default.
• W4230710791 type Work @default.
• W4230710791 citedByCount "0" @default.
• W4230710791 crossrefType "other" @default.
• W4230710791 hasBestOaLocation W42307107911 @default.
• W4230710791 hasConcept C161191863 @default.
• W4230710791 hasConcept C41008148 @default.
• W4230710791 hasConcept C97002063 @default.
• W4230710791 hasConceptScore W4230710791C161191863 @default.
• W4230710791 hasConceptScore W4230710791C41008148 @default.
• W4230710791 hasConceptScore W4230710791C97002063 @default.
• W4230710791 hasLocation W42307107911 @default.
• W4230710791 hasOpenAccess W4230710791 @default.
• W4230710791 hasPrimaryLocation W42307107911 @default.
• W4230710791 hasRelatedWork W2330962162 @default.
• W4230710791 hasRelatedWork W2370620280 @default.
• W4230710791 hasRelatedWork W2385673297 @default.
• W4230710791 hasRelatedWork W2748952813 @default.
• W4230710791 hasRelatedWork W2899084033 @default.
• W4230710791 hasRelatedWork W2916246972 @default.
• W4230710791 hasRelatedWork W3132798417 @default.
• W4230710791 hasRelatedWork W4205608827 @default.
• W4230710791 hasRelatedWork W4231885144 @default.
• W4230710791 hasRelatedWork W4302315688 @default.
• W4230710791 isParatext "false" @default.
• W4230710791 isRetracted "false" @default.
• W4230710791 workType "other" @default.