Matches in SemOpenAlex for { <https://semopenalex.org/work/W426857584> ?p ?o ?g. }
Showing items 1 to 83 of
83
with 100 items per page.
- W426857584 abstract "One of the major challenges with todays ASIC designs is not necessarily the performance in terms of speed, but rather their power consumption. This is becoming increasingly important as the demands for mobile devices are growing rapidly. Almost all of the microchips fabricated today are base on a global clock synchronizing the on-chip activity; hence they are called clocked or synchronous circuits. The use of a global clock eases the design process as the designer can assume discreet time, thus only needing to focus on the functionality of the circuit. However, synchronous circuits tend to dissipate unnecessary power when idle, and the increasing complexity of todays microchips makes the clock tree harder to distribute evenly. Asynchronous circuits dont have a global clock tree spanning the entire circuit. Instead all activity is synchronized by using handshake protocols between different stages in the circuit. This gives asynchronous circuits some theoretical benefits that make them attractive. These benefits include: (1) lower power consumption, (2) no clock distribution or clock skew problems, (3) robustness towards variations in supply voltage, temperature and fabrication parameters. On the other hand, there are some drawback related with these circuits like area overhead associated with handshaking circuitry and the lack of EDA tools easing the design process. However, papers have recently started to appear in academia that show different ways of designing asynchronous circuits by using a design flow originally intended for synchronous circuits. This allows the designer to reuse synchronous designs and automatically convert them into their asynchronous counterpart, thus making the design process a whole lot easier. The main objective of this thesis has been to develop software which automatically converts a synchronous circuit into its asynchronous counterpart based on conversion techniques currently available in academia. The conversion tool has been designed in a way that allows it to be seamlessly integrated into a synchronous design flow, thus allowing for reuse of currently existing technology libraries. Several circuits have been converted and evaluated, including an 8-bit CPU-core provided by Atmel." @default.
- W426857584 created "2016-06-24" @default.
- W426857584 creator A5069842374 @default.
- W426857584 date "2010-01-01" @default.
- W426857584 modified "2023-09-24" @default.
- W426857584 title "Automatic synchronous-to-asynchronous circuit conversion" @default.
- W426857584 hasPublicationYear "2010" @default.
- W426857584 type Work @default.
- W426857584 sameAs 426857584 @default.
- W426857584 citedByCount "0" @default.
- W426857584 crossrefType "dissertation" @default.
- W426857584 hasAuthorship W426857584A5069842374 @default.
- W426857584 hasConcept C119599485 @default.
- W426857584 hasConcept C120314980 @default.
- W426857584 hasConcept C127413603 @default.
- W426857584 hasConcept C134146338 @default.
- W426857584 hasConcept C137059387 @default.
- W426857584 hasConcept C149635348 @default.
- W426857584 hasConcept C151319957 @default.
- W426857584 hasConcept C162932704 @default.
- W426857584 hasConcept C22716491 @default.
- W426857584 hasConcept C24326235 @default.
- W426857584 hasConcept C2778000800 @default.
- W426857584 hasConcept C37135326 @default.
- W426857584 hasConcept C41008148 @default.
- W426857584 hasConcept C42196554 @default.
- W426857584 hasConcept C58861099 @default.
- W426857584 hasConcept C60501442 @default.
- W426857584 hasConcept C66727535 @default.
- W426857584 hasConcept C761482 @default.
- W426857584 hasConcept C76155785 @default.
- W426857584 hasConcept C7923308 @default.
- W426857584 hasConcept C87695204 @default.
- W426857584 hasConcept C9390403 @default.
- W426857584 hasConceptScore W426857584C119599485 @default.
- W426857584 hasConceptScore W426857584C120314980 @default.
- W426857584 hasConceptScore W426857584C127413603 @default.
- W426857584 hasConceptScore W426857584C134146338 @default.
- W426857584 hasConceptScore W426857584C137059387 @default.
- W426857584 hasConceptScore W426857584C149635348 @default.
- W426857584 hasConceptScore W426857584C151319957 @default.
- W426857584 hasConceptScore W426857584C162932704 @default.
- W426857584 hasConceptScore W426857584C22716491 @default.
- W426857584 hasConceptScore W426857584C24326235 @default.
- W426857584 hasConceptScore W426857584C2778000800 @default.
- W426857584 hasConceptScore W426857584C37135326 @default.
- W426857584 hasConceptScore W426857584C41008148 @default.
- W426857584 hasConceptScore W426857584C42196554 @default.
- W426857584 hasConceptScore W426857584C58861099 @default.
- W426857584 hasConceptScore W426857584C60501442 @default.
- W426857584 hasConceptScore W426857584C66727535 @default.
- W426857584 hasConceptScore W426857584C761482 @default.
- W426857584 hasConceptScore W426857584C76155785 @default.
- W426857584 hasConceptScore W426857584C7923308 @default.
- W426857584 hasConceptScore W426857584C87695204 @default.
- W426857584 hasConceptScore W426857584C9390403 @default.
- W426857584 hasLocation W4268575841 @default.
- W426857584 hasOpenAccess W426857584 @default.
- W426857584 hasPrimaryLocation W4268575841 @default.
- W426857584 hasRelatedWork W1502478103 @default.
- W426857584 hasRelatedWork W1932488214 @default.
- W426857584 hasRelatedWork W1964253287 @default.
- W426857584 hasRelatedWork W1970310355 @default.
- W426857584 hasRelatedWork W1974536346 @default.
- W426857584 hasRelatedWork W2009708506 @default.
- W426857584 hasRelatedWork W2027484829 @default.
- W426857584 hasRelatedWork W2031539127 @default.
- W426857584 hasRelatedWork W2031753133 @default.
- W426857584 hasRelatedWork W2077157552 @default.
- W426857584 hasRelatedWork W2096121825 @default.
- W426857584 hasRelatedWork W2181723921 @default.
- W426857584 hasRelatedWork W2187596467 @default.
- W426857584 hasRelatedWork W2227675248 @default.
- W426857584 hasRelatedWork W2414515960 @default.
- W426857584 hasRelatedWork W2544398336 @default.
- W426857584 hasRelatedWork W2785885988 @default.
- W426857584 hasRelatedWork W2995295732 @default.
- W426857584 hasRelatedWork W3090131040 @default.
- W426857584 hasRelatedWork W2181523646 @default.
- W426857584 isParatext "false" @default.
- W426857584 isRetracted "false" @default.
- W426857584 magId "426857584" @default.
- W426857584 workType "dissertation" @default.