Matches in SemOpenAlex for { <https://semopenalex.org/work/W4367307968> ?p ?o ?g. }
Showing items 1 to 70 of
70
with 100 items per page.
- W4367307968 abstract "DRAM cell scaling down to the 14 nm design rule (D/R) has already been productized by major DRAM players such as Samsung, Micron, and SK Hynix. They’re developing n+1 (12~13 nm) and n+2 (11 nm or beyond) so-called D1b (D1β), D1c (D1γ), and D1d (D1δ) or even D0a generation now, which means DRAM cell D/R might be able to further scale down to single digit nm with EUVL adoption for DRAM cell/core patterning. The cell design scaling down is getting slower due to many scaling issues including patterning, leakage, and sensing margin. Major DRAM players have applied EUVL masks (such as SS_BLP/H_SC2) on DRAM and will expand it for the next generation. Current 6F2 cell architecture with 1T+1C will be moving over to 4F2 or 3D DRAM in an 8~9 nm D/R DRAM generation due to scaling limitations, which will be D0b or D0c. Although they change to 3D DRAM with a little relaxed CDs, EUVL will be a must for the performance and yield improvement (defects) in DRAM core areas such as very dense WLD and SA patterns just near the cell array. HKMG DRAM process has been adopted on Graphic DRAM and advanced DDR5 DRAM products by Samsung and Micron, although etching and high-k engineering are different for each. Major NAND manufacturers are still in the race to increase the number of vertical 3D NAND gates, they all have already introduced their own 176L/232L/238L 3D NAND devices. Samsung V-NAND, KIOXIA/WDC BiCS, Intel FG CuA, Micron CTF CuA, SK Hynix 4D PUC, and YMTC Xtacking 3D NAND products are the mainstream for SSD and mobile storage applications. Many innovative processes and designs have been adopted, however, lots of challenges are still there to overcome. Although lithography burdens were reduced by changing 2D to 3D, instead, UHAR etching/cleaning/filling-related developments are ongoing. Micron already exited XPoint memory, and Intel is winding it down as well. For SCM applications, fast NAND and some Emerging Memory (EM) devices such as Z-NAND, XL-FLASH, and STT-MRAM will cover the market needs in the future. Due to the difficulties of the EM materials etching, they’re currently limited to embedded and low-density applications only. We’ll discuss current and future challenges on DRAM, 3D NAND, and Emerging memory including process, design, and materials." @default.
- W4367307968 created "2023-04-29" @default.
- W4367307968 creator A5046710518 @default.
- W4367307968 date "2023-04-28" @default.
- W4367307968 modified "2023-09-25" @default.
- W4367307968 title "Memory technology: process and cell architecture" @default.
- W4367307968 doi "https://doi.org/10.1117/12.2658765" @default.
- W4367307968 hasPublicationYear "2023" @default.
- W4367307968 type Work @default.
- W4367307968 citedByCount "0" @default.
- W4367307968 crossrefType "proceedings-article" @default.
- W4367307968 hasAuthorship W4367307968A5046710518 @default.
- W4367307968 hasConcept C100800780 @default.
- W4367307968 hasConcept C11413529 @default.
- W4367307968 hasConcept C118702147 @default.
- W4367307968 hasConcept C124296912 @default.
- W4367307968 hasConcept C131017901 @default.
- W4367307968 hasConcept C149635348 @default.
- W4367307968 hasConcept C162996421 @default.
- W4367307968 hasConcept C171250308 @default.
- W4367307968 hasConcept C176649486 @default.
- W4367307968 hasConcept C177409738 @default.
- W4367307968 hasConcept C189930140 @default.
- W4367307968 hasConcept C192562407 @default.
- W4367307968 hasConcept C195053848 @default.
- W4367307968 hasConcept C2779227376 @default.
- W4367307968 hasConcept C41008148 @default.
- W4367307968 hasConcept C49040817 @default.
- W4367307968 hasConcept C53524968 @default.
- W4367307968 hasConcept C63511323 @default.
- W4367307968 hasConcept C7366592 @default.
- W4367307968 hasConcept C9390403 @default.
- W4367307968 hasConcept C98986596 @default.
- W4367307968 hasConceptScore W4367307968C100800780 @default.
- W4367307968 hasConceptScore W4367307968C11413529 @default.
- W4367307968 hasConceptScore W4367307968C118702147 @default.
- W4367307968 hasConceptScore W4367307968C124296912 @default.
- W4367307968 hasConceptScore W4367307968C131017901 @default.
- W4367307968 hasConceptScore W4367307968C149635348 @default.
- W4367307968 hasConceptScore W4367307968C162996421 @default.
- W4367307968 hasConceptScore W4367307968C171250308 @default.
- W4367307968 hasConceptScore W4367307968C176649486 @default.
- W4367307968 hasConceptScore W4367307968C177409738 @default.
- W4367307968 hasConceptScore W4367307968C189930140 @default.
- W4367307968 hasConceptScore W4367307968C192562407 @default.
- W4367307968 hasConceptScore W4367307968C195053848 @default.
- W4367307968 hasConceptScore W4367307968C2779227376 @default.
- W4367307968 hasConceptScore W4367307968C41008148 @default.
- W4367307968 hasConceptScore W4367307968C49040817 @default.
- W4367307968 hasConceptScore W4367307968C53524968 @default.
- W4367307968 hasConceptScore W4367307968C63511323 @default.
- W4367307968 hasConceptScore W4367307968C7366592 @default.
- W4367307968 hasConceptScore W4367307968C9390403 @default.
- W4367307968 hasConceptScore W4367307968C98986596 @default.
- W4367307968 hasLocation W43673079681 @default.
- W4367307968 hasOpenAccess W4367307968 @default.
- W4367307968 hasPrimaryLocation W43673079681 @default.
- W4367307968 hasRelatedWork W1514385342 @default.
- W4367307968 hasRelatedWork W1589011369 @default.
- W4367307968 hasRelatedWork W2078659455 @default.
- W4367307968 hasRelatedWork W2082804749 @default.
- W4367307968 hasRelatedWork W2732222903 @default.
- W4367307968 hasRelatedWork W2767807890 @default.
- W4367307968 hasRelatedWork W2985825788 @default.
- W4367307968 hasRelatedWork W4281555710 @default.
- W4367307968 hasRelatedWork W2164124104 @default.
- W4367307968 hasRelatedWork W2185103214 @default.
- W4367307968 isParatext "false" @default.
- W4367307968 isRetracted "false" @default.
- W4367307968 workType "article" @default.