Matches in SemOpenAlex for { <https://semopenalex.org/work/W4379421966> ?p ?o ?g. }
Showing items 1 to 90 of
90
with 100 items per page.
- W4379421966 endingPage "2558" @default.
- W4379421966 startingPage "2558" @default.
- W4379421966 abstract "This article addresses a novel methodology for the utilization of Field Programmable Gate Array (FPGA) accelerators in on-board Synthetic Aperture Radar (SAR) processing routines. The methodology consists of using High-Level Synthesis (HLS) to create Intellectual property (IP) blocks and using the Reusable Integration Framework for FPGA Accelerators (RIFFA) to develop a Peripheral Component Interconnect express (PCIe) interface between the Central Processing Unit (CPU) and the FPGA, attaining transfer rates up to 15.7 GB/s. HLS and RIFFA reduce development time (between fivefold and tenfold) by using high-level programming languages (e.g., C/C++); moreover, HLS provides optimizations like pipeline, cyclic partition, and unroll. The proposed schematic also has the advantage of being highly flexible and scalable since the IPs can be exchanged to perform different processing routines, and since RIFFA allows employing up to five FPGAs, multiple IPs can be implemented in each FPGA. Since Fast Fourier Transform (FFT) is one of the main functions in SAR processing, we present a FPGA accelerator in charge of the reordering stage of VEC-FFT (an optimized version of FFT) as a proof of concept. Results are retrieved in reversed bit order, and the conventional reordering function may consume more than half of the total clock cycles. Next, to demonstrate flexibility, an IP for matrix transposition is implemented, another computationally expensive process in SAR due to memory access." @default.
- W4379421966 created "2023-06-06" @default.
- W4379421966 creator A5007644513 @default.
- W4379421966 creator A5013897565 @default.
- W4379421966 creator A5026852819 @default.
- W4379421966 creator A5040630877 @default.
- W4379421966 creator A5055905984 @default.
- W4379421966 creator A5060102766 @default.
- W4379421966 date "2023-06-06" @default.
- W4379421966 modified "2023-10-14" @default.
- W4379421966 title "Towards On-Board SAR Processing with FPGA Accelerators and a PCIe Interface" @default.
- W4379421966 cites W1979213074 @default.
- W4379421966 cites W2079299474 @default.
- W4379421966 cites W2125703639 @default.
- W4379421966 cites W2511754039 @default.
- W4379421966 cites W2613395950 @default.
- W4379421966 cites W2902252830 @default.
- W4379421966 cites W2966059916 @default.
- W4379421966 cites W2967337246 @default.
- W4379421966 cites W2967846015 @default.
- W4379421966 cites W2970457233 @default.
- W4379421966 cites W2990385222 @default.
- W4379421966 cites W3047369714 @default.
- W4379421966 cites W3080769322 @default.
- W4379421966 cites W3094073888 @default.
- W4379421966 cites W3119386671 @default.
- W4379421966 cites W3145057699 @default.
- W4379421966 cites W3147354744 @default.
- W4379421966 cites W3154420734 @default.
- W4379421966 cites W3172372902 @default.
- W4379421966 cites W4249102610 @default.
- W4379421966 cites W4302187450 @default.
- W4379421966 doi "https://doi.org/10.3390/electronics12122558" @default.
- W4379421966 hasPublicationYear "2023" @default.
- W4379421966 type Work @default.
- W4379421966 citedByCount "0" @default.
- W4379421966 crossrefType "journal-article" @default.
- W4379421966 hasAuthorship W4379421966A5007644513 @default.
- W4379421966 hasAuthorship W4379421966A5013897565 @default.
- W4379421966 hasAuthorship W4379421966A5026852819 @default.
- W4379421966 hasAuthorship W4379421966A5040630877 @default.
- W4379421966 hasAuthorship W4379421966A5055905984 @default.
- W4379421966 hasAuthorship W4379421966A5060102766 @default.
- W4379421966 hasBestOaLocation W43794219661 @default.
- W4379421966 hasConcept C11413529 @default.
- W4379421966 hasConcept C149635348 @default.
- W4379421966 hasConcept C173608175 @default.
- W4379421966 hasConcept C177650935 @default.
- W4379421966 hasConcept C2781198647 @default.
- W4379421966 hasConcept C41008148 @default.
- W4379421966 hasConcept C42935608 @default.
- W4379421966 hasConcept C48044578 @default.
- W4379421966 hasConcept C58013763 @default.
- W4379421966 hasConcept C64270927 @default.
- W4379421966 hasConcept C75172450 @default.
- W4379421966 hasConcept C77088390 @default.
- W4379421966 hasConcept C9390403 @default.
- W4379421966 hasConceptScore W4379421966C11413529 @default.
- W4379421966 hasConceptScore W4379421966C149635348 @default.
- W4379421966 hasConceptScore W4379421966C173608175 @default.
- W4379421966 hasConceptScore W4379421966C177650935 @default.
- W4379421966 hasConceptScore W4379421966C2781198647 @default.
- W4379421966 hasConceptScore W4379421966C41008148 @default.
- W4379421966 hasConceptScore W4379421966C42935608 @default.
- W4379421966 hasConceptScore W4379421966C48044578 @default.
- W4379421966 hasConceptScore W4379421966C58013763 @default.
- W4379421966 hasConceptScore W4379421966C64270927 @default.
- W4379421966 hasConceptScore W4379421966C75172450 @default.
- W4379421966 hasConceptScore W4379421966C77088390 @default.
- W4379421966 hasConceptScore W4379421966C9390403 @default.
- W4379421966 hasIssue "12" @default.
- W4379421966 hasLocation W43794219661 @default.
- W4379421966 hasOpenAccess W4379421966 @default.
- W4379421966 hasPrimaryLocation W43794219661 @default.
- W4379421966 hasRelatedWork W1569389315 @default.
- W4379421966 hasRelatedWork W2111251553 @default.
- W4379421966 hasRelatedWork W2120493426 @default.
- W4379421966 hasRelatedWork W2126948472 @default.
- W4379421966 hasRelatedWork W2171515050 @default.
- W4379421966 hasRelatedWork W2373968360 @default.
- W4379421966 hasRelatedWork W3173206215 @default.
- W4379421966 hasRelatedWork W3186016800 @default.
- W4379421966 hasRelatedWork W3217774925 @default.
- W4379421966 hasRelatedWork W4385412051 @default.
- W4379421966 hasVolume "12" @default.
- W4379421966 isParatext "false" @default.
- W4379421966 isRetracted "false" @default.
- W4379421966 workType "article" @default.