Matches in SemOpenAlex for { <https://semopenalex.org/work/W4382279891> ?p ?o ?g. }
Showing items 1 to 84 of
84
with 100 items per page.
- W4382279891 endingPage "105" @default.
- W4382279891 startingPage "95" @default.
- W4382279891 abstract "In the modern era, improvement in the quality of the processor plays a vital role in SoC designing. Understanding and designing of RISC (Reduced Instruction Set Computer) processor, ARM-based processor plays a vital role in the semiconductor domain since it’s being used in various devices across like smartphones, supercomputers, etc. In this paper, an optimized 16-bit RISC processor is proposed with the concept of pipelining and clock gating, which utilizes minimum on-chip power with maximum throughput achieved. The proposed design is based on the architecture that has separate blocks like Program Counter, Multiplexer, Instruction Memory, Data Memory, Arithmetic Logic Unit (ALU), Decoders, Registers, Flag Register, Adders, and various pipelines added. This processor supports 16 instructions with each instruction as 24-bit wide. In the register file, it has a total of 16 registers with each register as 16-bit. 16-bit ALU has been used in the design, which supports a total of 11 operations. It also incorporates a three-bit register, which can detect carry, zero, and parity status of the result given by ALU. This processor executes instruction in four stages: idle, fetch, decode, and execute. All the modules/sub-modules in the design are coded in Verilog HDL. Proper mapping is done between various modules to form the top/final module of RISC processor after proper checking of the functionality of sub-modules. Functional verification and synthesis are done using Xilinx Vivado tool, and the simulation results have been collected from the same." @default.
- W4382279891 created "2023-06-28" @default.
- W4382279891 creator A5069525478 @default.
- W4382279891 creator A5072491616 @default.
- W4382279891 creator A5084654601 @default.
- W4382279891 creator A5091679273 @default.
- W4382279891 date "2023-01-01" @default.
- W4382279891 modified "2023-10-16" @default.
- W4382279891 title "Design and Implementation of 16-Bit Optimized RISC Processor with Novel Pipelining" @default.
- W4382279891 cites W1523756940 @default.
- W4382279891 cites W2078726412 @default.
- W4382279891 cites W2411882621 @default.
- W4382279891 cites W2899323713 @default.
- W4382279891 cites W2941371147 @default.
- W4382279891 cites W2946705112 @default.
- W4382279891 cites W2952102246 @default.
- W4382279891 cites W2952214874 @default.
- W4382279891 cites W2994193159 @default.
- W4382279891 cites W3155587992 @default.
- W4382279891 cites W3167587462 @default.
- W4382279891 cites W3188732720 @default.
- W4382279891 doi "https://doi.org/10.1007/978-981-99-1410-4_9" @default.
- W4382279891 hasPublicationYear "2023" @default.
- W4382279891 type Work @default.
- W4382279891 citedByCount "0" @default.
- W4382279891 crossrefType "book-chapter" @default.
- W4382279891 hasAuthorship W4382279891A5069525478 @default.
- W4382279891 hasAuthorship W4382279891A5072491616 @default.
- W4382279891 hasAuthorship W4382279891A5084654601 @default.
- W4382279891 hasAuthorship W4382279891A5091679273 @default.
- W4382279891 hasConcept C111919701 @default.
- W4382279891 hasConcept C117280010 @default.
- W4382279891 hasConcept C118524514 @default.
- W4382279891 hasConcept C126298526 @default.
- W4382279891 hasConcept C149635348 @default.
- W4382279891 hasConcept C153247305 @default.
- W4382279891 hasConcept C156972235 @default.
- W4382279891 hasConcept C170595534 @default.
- W4382279891 hasConcept C173608175 @default.
- W4382279891 hasConcept C202491316 @default.
- W4382279891 hasConcept C2871975 @default.
- W4382279891 hasConcept C41008148 @default.
- W4382279891 hasConcept C43521106 @default.
- W4382279891 hasConcept C49154492 @default.
- W4382279891 hasConcept C526435321 @default.
- W4382279891 hasConcept C75695347 @default.
- W4382279891 hasConcept C9390403 @default.
- W4382279891 hasConcept C98986596 @default.
- W4382279891 hasConceptScore W4382279891C111919701 @default.
- W4382279891 hasConceptScore W4382279891C117280010 @default.
- W4382279891 hasConceptScore W4382279891C118524514 @default.
- W4382279891 hasConceptScore W4382279891C126298526 @default.
- W4382279891 hasConceptScore W4382279891C149635348 @default.
- W4382279891 hasConceptScore W4382279891C153247305 @default.
- W4382279891 hasConceptScore W4382279891C156972235 @default.
- W4382279891 hasConceptScore W4382279891C170595534 @default.
- W4382279891 hasConceptScore W4382279891C173608175 @default.
- W4382279891 hasConceptScore W4382279891C202491316 @default.
- W4382279891 hasConceptScore W4382279891C2871975 @default.
- W4382279891 hasConceptScore W4382279891C41008148 @default.
- W4382279891 hasConceptScore W4382279891C43521106 @default.
- W4382279891 hasConceptScore W4382279891C49154492 @default.
- W4382279891 hasConceptScore W4382279891C526435321 @default.
- W4382279891 hasConceptScore W4382279891C75695347 @default.
- W4382279891 hasConceptScore W4382279891C9390403 @default.
- W4382279891 hasConceptScore W4382279891C98986596 @default.
- W4382279891 hasLocation W43822798911 @default.
- W4382279891 hasOpenAccess W4382279891 @default.
- W4382279891 hasPrimaryLocation W43822798911 @default.
- W4382279891 hasRelatedWork W1680705574 @default.
- W4382279891 hasRelatedWork W182515070 @default.
- W4382279891 hasRelatedWork W1971263764 @default.
- W4382279891 hasRelatedWork W2039534605 @default.
- W4382279891 hasRelatedWork W2050334528 @default.
- W4382279891 hasRelatedWork W2104456922 @default.
- W4382279891 hasRelatedWork W2148099609 @default.
- W4382279891 hasRelatedWork W2259207614 @default.
- W4382279891 hasRelatedWork W2996530694 @default.
- W4382279891 hasRelatedWork W4367172762 @default.
- W4382279891 isParatext "false" @default.
- W4382279891 isRetracted "false" @default.
- W4382279891 workType "book-chapter" @default.