FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W4386156945> ?p ?o ?g. }

• W4386156945 abstract "Abstract The total power in a device is composed of three basic components, having dynamic power due to switching activity, static power while the device in sleep mode and short circuit power while a short amount of current flows from power supply rail (VDD) to ground terminal (GND). The dynamic power component in a CMOS circuit is dominating at lower technology nodes. With scaling, having lesser than 65nm regime the leakage power increases than dynamic power that becomes challenging for the VLSI design engineers. This paper describes a new circuit level leakage power reduction technique called as Input Leakage Controlled Stack Transistor-ILCST for CMOS circuits at circuit level that is been used in 4-bit flash Analog to Digital Converter applicable for deep brain neurostimulator. Analog to Digital Converters (ADC) are crucial for transforming analogue signals from the real world into digital data in the form of 0 and 1. Flash is the most popular ADC owing to its fast speed nature. In this study, a 4-bit flash ADC with a, sample and hold (S/H), comparators and a priority encoder are designed and simulated. To perform sampling process, the sample and hold circuit is utilized. An encoder is a necessary component of a Flash ADC. It converts the comparator output-generated thermometer code (TC) into binary code (BC). The speed, area, and power must all be taken into account while designing the flash analogue to digital converter. Work is implemented using 45nm technology node and carried the simulations in Cadence Virtuoso tool. The static power is reduced significantly using the proposed technique." @default.
• W4386156945 created "2023-08-26" @default.
• W4386156945 creator A5027589604 @default.
• W4386156945 creator A5070979668 @default.
• W4386156945 date "2023-08-25" @default.
• W4386156945 modified "2023-10-16" @default.
• W4386156945 title "A New Circuit‑Level Leakage Power Reduction Technique of Static Logic Gates for Analog to Digital Converter in CMOS Technology using Virtuoso" @default.
• W4386156945 cites W1987549727 @default.
• W4386156945 cites W1989884228 @default.
• W4386156945 cites W2027006313 @default.
• W4386156945 cites W2043128052 @default.
• W4386156945 cites W2045807741 @default.
• W4386156945 cites W2048874455 @default.
• W4386156945 cites W2069257560 @default.
• W4386156945 cites W2086287918 @default.
• W4386156945 cites W2097532420 @default.
• W4386156945 cites W2099911327 @default.
• W4386156945 cites W2108049334 @default.
• W4386156945 cites W2114621701 @default.
• W4386156945 cites W2122846829 @default.
• W4386156945 cites W2124276471 @default.
• W4386156945 cites W2125658913 @default.
• W4386156945 cites W2127560512 @default.
• W4386156945 cites W2127797260 @default.
• W4386156945 cites W2145071646 @default.
• W4386156945 cites W2158609250 @default.
• W4386156945 cites W2467369197 @default.
• W4386156945 cites W2501261048 @default.
• W4386156945 cites W2538710143 @default.
• W4386156945 cites W4213260632 @default.
• W4386156945 cites W4283834649 @default.
• W4386156945 doi "https://doi.org/10.21203/rs.3.rs-3281833/v1" @default.
• W4386156945 hasPublicationYear "2023" @default.
• W4386156945 type Work @default.
• W4386156945 citedByCount "0" @default.
• W4386156945 crossrefType "posted-content" @default.
• W4386156945 hasAuthorship W4386156945A5027589604 @default.
• W4386156945 hasAuthorship W4386156945A5070979668 @default.
• W4386156945 hasBestOaLocation W43861569451 @default.
• W4386156945 hasConcept C111919701 @default.
• W4386156945 hasConcept C118505674 @default.
• W4386156945 hasConcept C119599485 @default.
• W4386156945 hasConcept C127413603 @default.
• W4386156945 hasConcept C134146338 @default.
• W4386156945 hasConcept C155745195 @default.
• W4386156945 hasConcept C164862427 @default.
• W4386156945 hasConcept C165801399 @default.
• W4386156945 hasConcept C206565188 @default.
• W4386156945 hasConcept C24326235 @default.
• W4386156945 hasConcept C2777271169 @default.
• W4386156945 hasConcept C41008148 @default.
• W4386156945 hasConcept C46362747 @default.
• W4386156945 hasConcept C81843906 @default.
• W4386156945 hasConceptScore W4386156945C111919701 @default.
• W4386156945 hasConceptScore W4386156945C118505674 @default.
• W4386156945 hasConceptScore W4386156945C119599485 @default.
• W4386156945 hasConceptScore W4386156945C127413603 @default.
• W4386156945 hasConceptScore W4386156945C134146338 @default.
• W4386156945 hasConceptScore W4386156945C155745195 @default.
• W4386156945 hasConceptScore W4386156945C164862427 @default.
• W4386156945 hasConceptScore W4386156945C165801399 @default.
• W4386156945 hasConceptScore W4386156945C206565188 @default.
• W4386156945 hasConceptScore W4386156945C24326235 @default.
• W4386156945 hasConceptScore W4386156945C2777271169 @default.
• W4386156945 hasConceptScore W4386156945C41008148 @default.
• W4386156945 hasConceptScore W4386156945C46362747 @default.
• W4386156945 hasConceptScore W4386156945C81843906 @default.
• W4386156945 hasLocation W43861569451 @default.
• W4386156945 hasOpenAccess W4386156945 @default.
• W4386156945 hasPrimaryLocation W43861569451 @default.
• W4386156945 hasRelatedWork W2086430841 @default.
• W4386156945 hasRelatedWork W2107231619 @default.
• W4386156945 hasRelatedWork W2108842766 @default.
• W4386156945 hasRelatedWork W2141594202 @default.
• W4386156945 hasRelatedWork W2297502789 @default.
• W4386156945 hasRelatedWork W2743760795 @default.
• W4386156945 hasRelatedWork W3216600932 @default.
• W4386156945 hasRelatedWork W4229663482 @default.
• W4386156945 hasRelatedWork W818340044 @default.
• W4386156945 hasRelatedWork W2771350112 @default.
• W4386156945 isParatext "false" @default.
• W4386156945 isRetracted "false" @default.
• W4386156945 workType "article" @default.