FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W4386427136> ?p ?o ?g. }

• W4386427136 abstract "Today, considering our online presence on social media (e.g., Facebook, Instagram, WhatsApp, Bigo, etc.), online gaming, online shopping, online data processing, real-time search, implementation of AI and ML algorithms etc., we are generating and processing trillions of bits of data every single moment. As per various sources, the use of social media and online data processing will increase in future at an alarming rate. Therefore, to handle this huge amount of data and data processing, we need powerful processors (both CPU and GPU). Therefore, the high speed and large size L1, L2, and L3 cache memory with a critical need for static and dynamic power as a threatening consideration especially for battery powered electronic gadgets, mobile phones, tablets, laptops, smart watches, and invasive/non-invasive medical devices, etc. is needed. On-die/embedded memory is sufficient to address the growing need for low-power and higher performance Systems-on-Chips (SoCs). Due to concerns with leaking power, performance, data retention, and stability in lower technological nodes, Deep-Sub-Micron (DSM) technology, i.e., 90nm or lower, is facing a threatening challenge. In this work, a novel extremely low-power and low-stress SRAM bit-cell, called Asymmetric Improved P3 (AIP3) SRAM bit-cell has been proposed as an integrated cell in the cache memory to optimize the dynamic power consumption. This bit-cell offers a unique and asymmetric data handling capability due to its separate data read, write, and hold sub-circuits in the data read/write circuits. The projected AIP3 SRAM bit-cell has shown a substantial reduction in the dynamic write and read powers in comparison to the conventional 6T and IP3 bit-cells. The proposed bit-cell has been designed and verified at VDD=0.9V, Vth=0.68191V, tox=1.2e-9, xj=5e-9 and at 16nm PTM Low-Power CMOS Technology." @default.
• W4386427136 created "2023-09-05" @default.
• W4386427136 creator A5005764434 @default.
• W4386427136 creator A5007167422 @default.
• W4386427136 creator A5013557282 @default.
• W4386427136 creator A5014566884 @default.
• W4386427136 creator A5029705490 @default.
• W4386427136 date "2023-07-14" @default.
• W4386427136 modified "2023-09-30" @default.
• W4386427136 title "A Novel Approach for Dynamic Power Reduction in SRAM Cache Memory Bit-Cell at Deep Sub-Micron CMOS Technology" @default.
• W4386427136 cites W1496316476 @default.
• W4386427136 cites W1969775274 @default.
• W4386427136 cites W2057899754 @default.
• W4386427136 cites W2066877134 @default.
• W4386427136 cites W2079001893 @default.
• W4386427136 cites W2085125046 @default.
• W4386427136 cites W2090341124 @default.
• W4386427136 cites W2106264726 @default.
• W4386427136 cites W2901644239 @default.
• W4386427136 cites W2916970286 @default.
• W4386427136 cites W2922487710 @default.
• W4386427136 cites W2949075891 @default.
• W4386427136 doi "https://doi.org/10.1109/wconf58270.2023.10235031" @default.
• W4386427136 hasPublicationYear "2023" @default.
• W4386427136 type Work @default.
• W4386427136 citedByCount "0" @default.
• W4386427136 crossrefType "proceedings-article" @default.
• W4386427136 hasAuthorship W4386427136A5005764434 @default.
• W4386427136 hasAuthorship W4386427136A5007167422 @default.
• W4386427136 hasAuthorship W4386427136A5013557282 @default.
• W4386427136 hasAuthorship W4386427136A5014566884 @default.
• W4386427136 hasAuthorship W4386427136A5029705490 @default.
• W4386427136 hasConcept C115537543 @default.
• W4386427136 hasConcept C149635348 @default.
• W4386427136 hasConcept C173608175 @default.
• W4386427136 hasConcept C189783530 @default.
• W4386427136 hasConcept C2780866740 @default.
• W4386427136 hasConcept C38652104 @default.
• W4386427136 hasConcept C41008148 @default.
• W4386427136 hasConcept C68043766 @default.
• W4386427136 hasConcept C9390403 @default.
• W4386427136 hasConceptScore W4386427136C115537543 @default.
• W4386427136 hasConceptScore W4386427136C149635348 @default.
• W4386427136 hasConceptScore W4386427136C173608175 @default.
• W4386427136 hasConceptScore W4386427136C189783530 @default.
• W4386427136 hasConceptScore W4386427136C2780866740 @default.
• W4386427136 hasConceptScore W4386427136C38652104 @default.
• W4386427136 hasConceptScore W4386427136C41008148 @default.
• W4386427136 hasConceptScore W4386427136C68043766 @default.
• W4386427136 hasConceptScore W4386427136C9390403 @default.
• W4386427136 hasFunder F4320324433 @default.
• W4386427136 hasLocation W43864271361 @default.
• W4386427136 hasOpenAccess W4386427136 @default.
• W4386427136 hasPrimaryLocation W43864271361 @default.
• W4386427136 hasRelatedWork W1985841039 @default.
• W4386427136 hasRelatedWork W2108048675 @default.
• W4386427136 hasRelatedWork W2113362353 @default.
• W4386427136 hasRelatedWork W2144308571 @default.
• W4386427136 hasRelatedWork W2159756569 @default.
• W4386427136 hasRelatedWork W2405465475 @default.
• W4386427136 hasRelatedWork W2985330652 @default.
• W4386427136 hasRelatedWork W3195415507 @default.
• W4386427136 hasRelatedWork W4221146819 @default.
• W4386427136 hasRelatedWork W4372259387 @default.
• W4386427136 isParatext "false" @default.
• W4386427136 isRetracted "false" @default.
• W4386427136 workType "article" @default.