Matches in SemOpenAlex for { <https://semopenalex.org/work/W48157968> ?p ?o ?g. }
- W48157968 abstract "Common to most software development processes is that system functionalities are defined early in the life cycle in terms of informal requirements and visual models. As requirement descriptions evolve, they quickly become error-prone and difficult to understand leading to prolonged detrimental effects on reliability, cost, and safety of a software system that are very costly to fix in later phases of the software development process. Thus, the development of techniques and tools to support requirement specification development, understanding, validation, verification, maintenance and reuse becomes an important issue.This thesis proposes a novel methodology named Early Stages V&V (Early Stages Validation & Verification), which combines the semi-formal scenario-based Use Case Maps language with formal techniques to help comprehend, validate and verify requirements. UCM models allow the description of functional requirements and high-level designs at early stages of the development process. Use Case Maps is being standardized as part of the User Requirements Notation (URN), the most recent addition to ITU-Ts family of languages. In the first part of the thesis, we propose a concise and rigorous formal semantics for Use Case Maps based on Abstract State Machines (ASM) formalism. The resulting semantics are embedded in an ASM-UCM simulation engine and are expressed in AsmL, an advanced ASM-based executable specification language, which is used to validate UCM models through simulation.Timing issues are often overlooked during the initial system design and treated as separate behavioral issues and therefore described in separate models. In the second part of the thesis, we extend the Use Case Maps language to cover timing constraints. A potential timed version of UCM (called Timed UCM) is formalized using Clocked Transition Systems (CTS) and Timed Automata (TA). The proposed semantics can be applied to comprehend, analyze, validate and verify (using model checking) timed UCM models. In addition, we have proposed a novel UCM-based property pattern system that combines qualitative, real-time and architectural properties into single graphical representation. The resulting pattern system is mapped to popular temporal logics CTL, TCTL and ArTCTL (Architectural real-time temporal logic), which is an extension to TCTL introduced in this research that provides temporal logics with architectural scopes.In order to achieve an efficient validation and verification of UCM models and to assess the impact of a specification change (e.g. as a result of a bug fixing or a feature upgrade), we extend the application of the well-known technique of program slicing to Use Case Maps language.An ongoing example of a simple telephone system is used to illustrate these concepts. The thesis validates the Early Stage V&V methodology by implementing it and applying it to two case studies: IP Multicast Protocol and an Online Store application." @default.
- W48157968 created "2016-06-24" @default.
- W48157968 creator A5060849781 @default.
- W48157968 date "2008-01-01" @default.
- W48157968 modified "2023-09-23" @default.
- W48157968 title "Formal semantics and verification of use case maps" @default.
- W48157968 cites W117071164 @default.
- W48157968 cites W117556101 @default.
- W48157968 cites W118689832 @default.
- W48157968 cites W125612243 @default.
- W48157968 cites W135986754 @default.
- W48157968 cites W139703172 @default.
- W48157968 cites W143722158 @default.
- W48157968 cites W146458024 @default.
- W48157968 cites W1479842036 @default.
- W48157968 cites W1480701275 @default.
- W48157968 cites W1481188791 @default.
- W48157968 cites W1482962177 @default.
- W48157968 cites W1483618499 @default.
- W48157968 cites W1484289724 @default.
- W48157968 cites W1485432887 @default.
- W48157968 cites W1485658078 @default.
- W48157968 cites W1487472891 @default.
- W48157968 cites W1487731568 @default.
- W48157968 cites W1488351325 @default.
- W48157968 cites W1501640954 @default.
- W48157968 cites W1502595148 @default.
- W48157968 cites W1503973138 @default.
- W48157968 cites W1504003510 @default.
- W48157968 cites W1505618619 @default.
- W48157968 cites W1506588809 @default.
- W48157968 cites W1508451833 @default.
- W48157968 cites W1509678779 @default.
- W48157968 cites W1510395804 @default.
- W48157968 cites W1510714812 @default.
- W48157968 cites W1511496623 @default.
- W48157968 cites W1511878968 @default.
- W48157968 cites W1512562944 @default.
- W48157968 cites W1512874973 @default.
- W48157968 cites W1514140937 @default.
- W48157968 cites W1517173520 @default.
- W48157968 cites W1521090518 @default.
- W48157968 cites W1524195586 @default.
- W48157968 cites W1525145857 @default.
- W48157968 cites W1525176875 @default.
- W48157968 cites W1527348139 @default.
- W48157968 cites W1529433638 @default.
- W48157968 cites W1529559025 @default.
- W48157968 cites W1530765221 @default.
- W48157968 cites W1532760223 @default.
- W48157968 cites W1533229737 @default.
- W48157968 cites W1534850333 @default.
- W48157968 cites W1535554879 @default.
- W48157968 cites W1537202 @default.
- W48157968 cites W1540223539 @default.
- W48157968 cites W1542703180 @default.
- W48157968 cites W1542875369 @default.
- W48157968 cites W1544975162 @default.
- W48157968 cites W1546981233 @default.
- W48157968 cites W1547334744 @default.
- W48157968 cites W1548031742 @default.
- W48157968 cites W1548254758 @default.
- W48157968 cites W1548391645 @default.
- W48157968 cites W1550447876 @default.
- W48157968 cites W1553653783 @default.
- W48157968 cites W1555255704 @default.
- W48157968 cites W1557010200 @default.
- W48157968 cites W1560312806 @default.
- W48157968 cites W1561267729 @default.
- W48157968 cites W1563546726 @default.
- W48157968 cites W1563731756 @default.
- W48157968 cites W1563826489 @default.
- W48157968 cites W1565058008 @default.
- W48157968 cites W1565843638 @default.
- W48157968 cites W1566093621 @default.
- W48157968 cites W1569267743 @default.
- W48157968 cites W1570372094 @default.
- W48157968 cites W1570394779 @default.
- W48157968 cites W1570653153 @default.
- W48157968 cites W1571091199 @default.
- W48157968 cites W1572777470 @default.
- W48157968 cites W1574030932 @default.
- W48157968 cites W1581327827 @default.
- W48157968 cites W1581441967 @default.
- W48157968 cites W1581469615 @default.
- W48157968 cites W1581532873 @default.
- W48157968 cites W1581635138 @default.
- W48157968 cites W1582068322 @default.
- W48157968 cites W1582462262 @default.
- W48157968 cites W1587275578 @default.
- W48157968 cites W1588922706 @default.
- W48157968 cites W1589034549 @default.
- W48157968 cites W1592055490 @default.
- W48157968 cites W1593414957 @default.
- W48157968 cites W1593428110 @default.
- W48157968 cites W1595434324 @default.
- W48157968 cites W1595858173 @default.
- W48157968 cites W1598161182 @default.
- W48157968 cites W1602925513 @default.
- W48157968 cites W1603788080 @default.