FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W578121341> ?p ?o ?g. }

• W578121341 abstract "When Digital Signal Processors were first introduced in the early 80’s they were significantly faster than general microprocessors at performing digital signal processing (DSP) algorithms. The advantages of having specialised DSP processors are getting smaller and smaller, especially for low-end applications. Atmel is currently developing a new series of microcontrollers based around the new ultra low cost AVR10 8/16-bit CPU. This CPU does not natively support DSP operations. The objective of the thesis has been to develop an ultra low cost DSP extension for the new AVR10 CPU. The DSP extension should have a multiply-accumulate operation and it had to be able to generate memory addresses for coefficients and data. The extension was implemented with a four/five-cycle multiply-accumulate operation to keep the cost down. The AVR10 CPU can operate in parallel with the extension to function as an address generator and read new input data from the memory. The extension supports different modes of operation such as, saturation arithmetic and scaling. It also supports both integers and fractional numbers in the Q1.15 and Q1.31 format. The performance of the extension is limited by the data memory and the speed new input data can be read from the memory. In the current implementation of the AVR10 CPU it only has 8-bit access to the data memory. The CPU use eight clock cycles to read two 16-bit operands from the memory (four cycles to read and four cycles to increment/decrement pointers). The effect the bus width has on the memory area was examined to find the cost of increasing the bus width. The results showed that for larger memory blocks it is better with 16-bit bus width (with 8-bit and 16-bit access) than 8-bit bus width. Another solution is to connect several smaller memory blocks together to get a memory with 16-bit bus width. The synthesis results for the extension showed that the area of the AVR10 CPU and the DSP extension was just under 4900 NAND gate equivalents (the constraint set by Atmel). Several benchmarks were developed and the AVR10 CPU with the extension was compared to some of the first DSP processors from Texas Instruments. It had about the same performance as the TMS32010 and with an increase in area (600 NAND gate equivalents) the performance could be doubled. Newer DSP processors have a much higher performance with higher frequency and several processing units operating in parallel, but for a much higher cost." @default.
• W578121341 created "2016-06-24" @default.
• W578121341 creator A5023291023 @default.
• W578121341 date "2007-01-01" @default.
• W578121341 modified "2023-09-24" @default.
• W578121341 title "DSP Extension for AVR10 CPU" @default.
• W578121341 hasPublicationYear "2007" @default.
• W578121341 type Work @default.
• W578121341 sameAs 578121341 @default.
• W578121341 citedByCount "0" @default.
• W578121341 crossrefType "dissertation" @default.
• W578121341 hasAuthorship W578121341A5023291023 @default.
• W578121341 hasConcept C149635348 @default.
• W578121341 hasConcept C153247305 @default.
• W578121341 hasConcept C161611012 @default.
• W578121341 hasConcept C173018170 @default.
• W578121341 hasConcept C173608175 @default.
• W578121341 hasConcept C180613757 @default.
• W578121341 hasConcept C199360897 @default.
• W578121341 hasConcept C2778029271 @default.
• W578121341 hasConcept C41008148 @default.
• W578121341 hasConcept C49154492 @default.
• W578121341 hasConcept C84462506 @default.
• W578121341 hasConcept C9390403 @default.
• W578121341 hasConcept C98986596 @default.
• W578121341 hasConceptScore W578121341C149635348 @default.
• W578121341 hasConceptScore W578121341C153247305 @default.
• W578121341 hasConceptScore W578121341C161611012 @default.
• W578121341 hasConceptScore W578121341C173018170 @default.
• W578121341 hasConceptScore W578121341C173608175 @default.
• W578121341 hasConceptScore W578121341C180613757 @default.
• W578121341 hasConceptScore W578121341C199360897 @default.
• W578121341 hasConceptScore W578121341C2778029271 @default.
• W578121341 hasConceptScore W578121341C41008148 @default.
• W578121341 hasConceptScore W578121341C49154492 @default.
• W578121341 hasConceptScore W578121341C84462506 @default.
• W578121341 hasConceptScore W578121341C9390403 @default.
• W578121341 hasConceptScore W578121341C98986596 @default.
• W578121341 hasLocation W5781213411 @default.
• W578121341 hasOpenAccess W578121341 @default.
• W578121341 hasPrimaryLocation W5781213411 @default.
• W578121341 hasRelatedWork W1557148178 @default.
• W578121341 hasRelatedWork W1701312224 @default.
• W578121341 hasRelatedWork W2080203819 @default.
• W578121341 hasRelatedWork W2100738533 @default.
• W578121341 hasRelatedWork W2121104968 @default.
• W578121341 hasRelatedWork W2144714263 @default.
• W578121341 hasRelatedWork W2159534148 @default.
• W578121341 hasRelatedWork W2163439981 @default.
• W578121341 hasRelatedWork W2169159508 @default.
• W578121341 hasRelatedWork W2319134828 @default.
• W578121341 hasRelatedWork W2396300608 @default.
• W578121341 hasRelatedWork W2541603716 @default.
• W578121341 hasRelatedWork W2551063852 @default.
• W578121341 hasRelatedWork W264505578 @default.
• W578121341 hasRelatedWork W48956486 @default.
• W578121341 hasRelatedWork W585925548 @default.
• W578121341 hasRelatedWork W2259056446 @default.
• W578121341 hasRelatedWork W2523456914 @default.
• W578121341 hasRelatedWork W2815620814 @default.
• W578121341 hasRelatedWork W2930959263 @default.
• W578121341 isParatext "false" @default.
• W578121341 isRetracted "false" @default.
• W578121341 magId "578121341" @default.
• W578121341 workType "dissertation" @default.