Matches in SemOpenAlex for { <https://semopenalex.org/work/W581488172> ?p ?o ?g. }
Showing items 1 to 88 of
88
with 100 items per page.
- W581488172 abstract "Massive parallel processing systems, particularly Single Instruction Multiple Data architectures, play a crucial role in the field of data intensive parallel applications. One of the primary goals in using these systems is their scalability and their linear increase in processing power by increasing the number of processing units. However, communication networks are the big challenging issue facing researchers. One of the most important networks on chip for parallel systems is the multistage interconnection network. In this paper, we propose a design methodology of multistage interconnection networks for massively parallel systems on chip. The framework covers the design step from algorithm level to RTL. We first develop a functional formalization of MIN-based on-chip network at a high level of abstraction. The specification and the validation of the model have been defined in the logic of ACL2 proving system. The main objective in this step is to provide a formal description of the network that integrates architectural parameters which have a huge impact on design costs. After validating the functional model, step 2 consists in the design and the implementation of the Delta multistage networks on chip dedicated to parallel multi-cores architectures on reconfigurable platforms FPGA. In the last step, we propose an evaluation methodology based on performance and cost metrics to evaluate different topologies of dynamic network through data parallel applications with different number of cores. We also show in the proposed framework that multistage interconnection networks are cost-effective high performance networks for parallel SOCs." @default.
- W581488172 created "2016-06-24" @default.
- W581488172 creator A5026522015 @default.
- W581488172 creator A5039587791 @default.
- W581488172 creator A5049116805 @default.
- W581488172 creator A5058684077 @default.
- W581488172 creator A5073410297 @default.
- W581488172 date "2011-01-01" @default.
- W581488172 modified "2023-09-23" @default.
- W581488172 title "A Design Methodology of MIN-Based Network for MPPSoC on Reconfigurable Architecture" @default.
- W581488172 cites W113501824 @default.
- W581488172 cites W1912842061 @default.
- W581488172 cites W1973383391 @default.
- W581488172 cites W1976284552 @default.
- W581488172 cites W1982246372 @default.
- W581488172 cites W1987749257 @default.
- W581488172 cites W1988683687 @default.
- W581488172 cites W2032646903 @default.
- W581488172 cites W2048764643 @default.
- W581488172 cites W2059552610 @default.
- W581488172 cites W2067885187 @default.
- W581488172 cites W2094969361 @default.
- W581488172 cites W2097341200 @default.
- W581488172 cites W2099993311 @default.
- W581488172 cites W2108321287 @default.
- W581488172 cites W2108796811 @default.
- W581488172 cites W2111263794 @default.
- W581488172 cites W2120935637 @default.
- W581488172 cites W2143218245 @default.
- W581488172 cites W2147708520 @default.
- W581488172 cites W2150217895 @default.
- W581488172 cites W2160642395 @default.
- W581488172 cites W2169278292 @default.
- W581488172 cites W2170116489 @default.
- W581488172 cites W2534992321 @default.
- W581488172 cites W2540211551 @default.
- W581488172 cites W2554621958 @default.
- W581488172 cites W4205608751 @default.
- W581488172 doi "https://doi.org/10.4018/978-1-60960-086-0.ch009" @default.
- W581488172 hasPublicationYear "2011" @default.
- W581488172 type Work @default.
- W581488172 sameAs 581488172 @default.
- W581488172 citedByCount "0" @default.
- W581488172 crossrefType "book-chapter" @default.
- W581488172 hasAuthorship W581488172A5026522015 @default.
- W581488172 hasAuthorship W581488172A5039587791 @default.
- W581488172 hasAuthorship W581488172A5049116805 @default.
- W581488172 hasAuthorship W581488172A5058684077 @default.
- W581488172 hasAuthorship W581488172A5073410297 @default.
- W581488172 hasConcept C118524514 @default.
- W581488172 hasConcept C123657996 @default.
- W581488172 hasConcept C142362112 @default.
- W581488172 hasConcept C149635348 @default.
- W581488172 hasConcept C153349607 @default.
- W581488172 hasConcept C41008148 @default.
- W581488172 hasConceptScore W581488172C118524514 @default.
- W581488172 hasConceptScore W581488172C123657996 @default.
- W581488172 hasConceptScore W581488172C142362112 @default.
- W581488172 hasConceptScore W581488172C149635348 @default.
- W581488172 hasConceptScore W581488172C153349607 @default.
- W581488172 hasConceptScore W581488172C41008148 @default.
- W581488172 hasLocation W5814881721 @default.
- W581488172 hasOpenAccess W581488172 @default.
- W581488172 hasPrimaryLocation W5814881721 @default.
- W581488172 hasRelatedWork W1552844777 @default.
- W581488172 hasRelatedWork W1557693729 @default.
- W581488172 hasRelatedWork W1968981482 @default.
- W581488172 hasRelatedWork W1980703596 @default.
- W581488172 hasRelatedWork W1987294645 @default.
- W581488172 hasRelatedWork W2044659441 @default.
- W581488172 hasRelatedWork W2070947574 @default.
- W581488172 hasRelatedWork W2079543149 @default.
- W581488172 hasRelatedWork W2090265683 @default.
- W581488172 hasRelatedWork W2121844610 @default.
- W581488172 hasRelatedWork W2146527276 @default.
- W581488172 hasRelatedWork W2155527235 @default.
- W581488172 hasRelatedWork W2263057651 @default.
- W581488172 hasRelatedWork W2323271593 @default.
- W581488172 hasRelatedWork W2727270387 @default.
- W581488172 hasRelatedWork W3140358853 @default.
- W581488172 hasRelatedWork W3142659597 @default.
- W581488172 hasRelatedWork W65528268 @default.
- W581488172 hasRelatedWork W2847528180 @default.
- W581488172 hasRelatedWork W2873367677 @default.
- W581488172 isParatext "false" @default.
- W581488172 isRetracted "false" @default.
- W581488172 magId "581488172" @default.
- W581488172 workType "book-chapter" @default.