FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W63302234> ?p ?o ?g. }

• W63302234 abstract "Process scaling has enabled the production of integrated circuits with millions of transistors. System-on-a-Chip becomes feasible as more functionalities can be packed into a single chip. As the human brain power is limited, the design process of such sophisticated systems should be automated in order to meet the stringent design specifications and short time-to-market. On one hand, ever-increasing system sizes require scalable algorithms for efficient system design space exploration. On the other hand, shrinking VLSI feature sizes require previous ignored physical effects to be considered for the reliability and manufacturability of the system. In this dissertation, we will present a few essential advances in design automation of high performance DSM circuits for the above challenges. We investigate floorplanning techniques in order to address the methodology shift from logic centric to interconnect centric. We propose the processing rate as an unified performance measure and develop a floorplanning approach to optimize it directly through efficient minimum cycle ratio algorithms. Then, we present two graph-based floorplan approaches—one of them models the adjacency relations between the non-overlapping rectangular blocks, and the other models the non-overlapping constraints between the blocks, while the sizes of both graphs are linear in terms of the number of the blocks. Moreover, we investigate sequential system optimization techniques for system optimizations under performance bounds. We propose to combine sizing and clock skew optimization in a convex-programming-based framework and design an algorithm to solve the problem based on the method of feasible directions and min-cost network flow. We then present an optimal minimum area retiming algorithm that incrementally relocates flip-flops in a sequential circuit without changing its functionality subject to a clock period bound. Compared to the conventional algorithms that solve the same problem, our algorithm only requires linear storage and is practically much more efficient. Further more, we investigate design for manufacturability techniques to consider issues in chip fabrication at the design time. We propose to perform risk-aversion min-period retiming in order to overcome process variations through retiming and present a heuristic incremental retiming algorithm. We study the antenna effect during fabrication process that damages gates and design an optimal algorithm in routing stage to insert jumpers under a bound of antenna ratio such that the damages of antenna effects will be limited." @default.
• W63302234 created "2016-06-24" @default.
• W63302234 creator A5052779900 @default.
• W63302234 creator A5054352845 @default.
• W63302234 date "2008-01-01" @default.
• W63302234 modified "2023-09-23" @default.
• W63302234 title "System-level optimizations for high performance dsm circuits" @default.
• W63302234 cites W1499461351 @default.
• W63302234 cites W1527244075 @default.
• W63302234 cites W1569550779 @default.
• W63302234 cites W1577865814 @default.
• W63302234 cites W1689645186 @default.
• W63302234 cites W1702702848 @default.
• W63302234 cites W174509281 @default.
• W63302234 cites W1944321232 @default.
• W63302234 cites W1965230003 @default.
• W63302234 cites W1967709031 @default.
• W63302234 cites W1977545325 @default.
• W63302234 cites W1981846784 @default.
• W63302234 cites W1983250183 @default.
• W63302234 cites W1984588379 @default.
• W63302234 cites W1985882632 @default.
• W63302234 cites W2002285507 @default.
• W63302234 cites W2002525234 @default.
• W63302234 cites W2006589289 @default.
• W63302234 cites W2011778848 @default.
• W63302234 cites W2013815172 @default.
• W63302234 cites W2015033143 @default.
• W63302234 cites W2023112489 @default.
• W63302234 cites W2053211397 @default.
• W63302234 cites W2060393099 @default.
• W63302234 cites W2062902020 @default.
• W63302234 cites W2071127879 @default.
• W63302234 cites W2076398447 @default.
• W63302234 cites W2076907308 @default.
• W63302234 cites W2078144752 @default.
• W63302234 cites W2082861933 @default.
• W63302234 cites W2087656024 @default.
• W63302234 cites W2093441630 @default.
• W63302234 cites W2095251710 @default.
• W63302234 cites W2095550547 @default.
• W63302234 cites W2096782987 @default.
• W63302234 cites W2097749440 @default.
• W63302234 cites W2097841494 @default.
• W63302234 cites W2099552965 @default.
• W63302234 cites W2100720925 @default.
• W63302234 cites W2108428835 @default.
• W63302234 cites W2109059344 @default.
• W63302234 cites W2110216183 @default.
• W63302234 cites W2110294554 @default.
• W63302234 cites W2110388256 @default.
• W63302234 cites W2114772983 @default.
• W63302234 cites W2114967122 @default.
• W63302234 cites W2117399775 @default.
• W63302234 cites W2118653269 @default.
• W63302234 cites W2120048388 @default.
• W63302234 cites W2121318787 @default.
• W63302234 cites W2122322442 @default.
• W63302234 cites W2125200971 @default.
• W63302234 cites W2126900479 @default.
• W63302234 cites W2127028516 @default.
• W63302234 cites W2128957415 @default.
• W63302234 cites W2129490922 @default.
• W63302234 cites W2131354139 @default.
• W63302234 cites W2131729827 @default.
• W63302234 cites W2132262387 @default.
• W63302234 cites W2133484570 @default.
• W63302234 cites W2135197936 @default.
• W63302234 cites W2135250302 @default.
• W63302234 cites W2135517247 @default.
• W63302234 cites W2135844471 @default.
• W63302234 cites W2136625092 @default.
• W63302234 cites W2141470955 @default.
• W63302234 cites W2141907973 @default.
• W63302234 cites W2149661268 @default.
• W63302234 cites W2150977159 @default.
• W63302234 cites W2151395035 @default.
• W63302234 cites W2151997136 @default.
• W63302234 cites W2153770483 @default.
• W63302234 cites W2154462472 @default.
• W63302234 cites W2157398460 @default.
• W63302234 cites W2158449243 @default.
• W63302234 cites W2160252016 @default.
• W63302234 cites W2160521563 @default.
• W63302234 cites W2161207332 @default.
• W63302234 cites W2163349390 @default.
• W63302234 cites W2163430596 @default.
• W63302234 cites W2163724426 @default.
• W63302234 cites W2163961680 @default.
• W63302234 cites W2165089524 @default.
• W63302234 cites W2169417961 @default.
• W63302234 cites W2169559614 @default.
• W63302234 cites W2169749936 @default.
• W63302234 cites W2169825170 @default.
• W63302234 cites W2170967477 @default.
• W63302234 cites W2172100886 @default.
• W63302234 cites W2296319761 @default.
• W63302234 cites W2410845204 @default.
• W63302234 cites W2998789653 @default.
• W63302234 cites W3000651840 @default.

• next