FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W78886136> ?p ?o ?g. }

• W78886136 abstract "Computer resource allocation represents a significant challenge particularly for multiprocessor systems, which consist of shared computing resources to be allocated among co-runner processes and threads. While an efficient resource allocation would result in a highly efficient and stable overall multiprocessor system and individual thread performance, ineffective poor resource allocation causes significant performance bottlenecks even for the system with high computing resources. This thesis proposes a cache aware adaptive closed loop scheduling framework as an efficient resource allocation strategy for the highly dynamic resource management problem, which requires instant estimation of highly uncertain and unpredictable resource patterns. Many different approaches to this highly dynamic resource allocation problem have been developed but neither the dynamic nature nor the time-varying and uncertain characteristics of the resource allocation problem is well considered. These approaches facilitate either static and dynamic optimization methods or advanced scheduling algorithms such as the Proportional Fair (PFair) scheduling algorithm. Some of these approaches, which consider the dynamic nature of multiprocessor systems, apply only a basic closed loop system; hence, they fail to take the time-varying and uncertainty of the system into account. Therefore, further research into the multiprocessor resource allocation is required. Our closed loop cache aware adaptive scheduling framework takes the resource availability and the resource usage patterns into account by measuring time-varying factors such as cache miss counts, stalls and instruction counts. More specifically, the cache usage pattern of the thread is identified using QR recursive least square algorithm (RLS) and cache miss count time series statistics. For the identified cache resource dynamics, our closed loop cache aware adaptive scheduling framework enforces instruction fairness for the threads. Fairness in the context of our research project is defined as a resource allocation equity, which reduces corunner thread dependence in a shared resource environment. In this way, instruction count degradation due to shared cache resource conflicts is overcome. In this respect, our closed loop cache aware adaptive scheduling framework contributes to the research field in two major and three minor aspects. The two major contributions lead to the cache aware scheduling system. The first major contribution is the development of the execution fairness algorithm, which degrades the co-runner cache impact on the thread performance. The second contribution is the development of relevant mathematical models, such as thread execution pattern and cache access pattern models, which in fact formulate the execution fairness algorithm in terms of mathematical quantities. Following the development of the cache aware scheduling system, our adaptive self-tuning control framework is constructed to add an adaptive closed loop aspect to the cache aware scheduling system. This control framework in fact consists of two main components: the parameter estimator, and the controller design module. The first minor contribution is the development of the parameter estimators; the QR Recursive Least Square(RLS) algorithm is applied into our closed loop cache aware adaptive scheduling framework to estimate highly uncertain and time-varying cache resource patterns of threads. The second minor contribution is the designing of a controller design module; the algebraic controller design algorithm, Pole Placement, is utilized to design the relevant controller, which is able to provide desired timevarying control action. The adaptive self-tuning control framework and cache aware scheduling system in fact constitute our final framework, closed loop cache aware adaptive scheduling framework. The third minor contribution is to validate this cache aware adaptive closed loop scheduling framework efficiency in overwhelming the co-runner cache dependency. The timeseries statistical counters are developed for M-Sim Multi-Core Simulator; and the theoretical findings and mathematical formulations are applied as MATLAB m-file software codes. In this way, the overall framework is tested and experiment outcomes are analyzed. According to our experiment outcomes, it is concluded that our closed loop cache aware adaptive scheduling framework successfully drives co-runner cache dependent thread instruction count to co-runner independent instruction count with an error margin up to 25% in case cache is highly utilized. In addition, thread cache access pattern is also estimated with 75% accuracy." @default.
• W78886136 created "2016-06-24" @default.
• W78886136 creator A5039765295 @default.
• W78886136 date "2011-01-01" @default.
• W78886136 modified "2023-09-26" @default.
• W78886136 title "Adaptive cache aware multiprocessor scheduling framework" @default.
• W78886136 hasPublicationYear "2011" @default.
• W78886136 type Work @default.
• W78886136 sameAs 78886136 @default.
• W78886136 citedByCount "0" @default.
• W78886136 crossrefType "dissertation" @default.
• W78886136 hasAuthorship W78886136A5039765295 @default.
• W78886136 hasConcept C107568181 @default.
• W78886136 hasConcept C111919701 @default.
• W78886136 hasConcept C115537543 @default.
• W78886136 hasConcept C120314980 @default.
• W78886136 hasConcept C126255220 @default.
• W78886136 hasConcept C127456818 @default.
• W78886136 hasConcept C138101251 @default.
• W78886136 hasConcept C173608175 @default.
• W78886136 hasConcept C189783530 @default.
• W78886136 hasConcept C206729178 @default.
• W78886136 hasConcept C31258907 @default.
• W78886136 hasConcept C33923547 @default.
• W78886136 hasConcept C41008148 @default.
• W78886136 hasConcept C4822641 @default.
• W78886136 hasConcept C5119721 @default.
• W78886136 hasConcept C85924588 @default.
• W78886136 hasConceptScore W78886136C107568181 @default.
• W78886136 hasConceptScore W78886136C111919701 @default.
• W78886136 hasConceptScore W78886136C115537543 @default.
• W78886136 hasConceptScore W78886136C120314980 @default.
• W78886136 hasConceptScore W78886136C126255220 @default.
• W78886136 hasConceptScore W78886136C127456818 @default.
• W78886136 hasConceptScore W78886136C138101251 @default.
• W78886136 hasConceptScore W78886136C173608175 @default.
• W78886136 hasConceptScore W78886136C189783530 @default.
• W78886136 hasConceptScore W78886136C206729178 @default.
• W78886136 hasConceptScore W78886136C31258907 @default.
• W78886136 hasConceptScore W78886136C33923547 @default.
• W78886136 hasConceptScore W78886136C41008148 @default.
• W78886136 hasConceptScore W78886136C4822641 @default.
• W78886136 hasConceptScore W78886136C5119721 @default.
• W78886136 hasConceptScore W78886136C85924588 @default.
• W78886136 hasLocation W788861361 @default.
• W78886136 hasOpenAccess W78886136 @default.
• W78886136 hasPrimaryLocation W788861361 @default.
• W78886136 hasRelatedWork W1520431145 @default.
• W78886136 hasRelatedWork W1717231549 @default.
• W78886136 hasRelatedWork W1722281513 @default.
• W78886136 hasRelatedWork W1968504700 @default.
• W78886136 hasRelatedWork W2128553435 @default.
• W78886136 hasRelatedWork W2168694055 @default.
• W78886136 hasRelatedWork W2217985172 @default.
• W78886136 hasRelatedWork W2334999558 @default.
• W78886136 hasRelatedWork W2367221963 @default.
• W78886136 hasRelatedWork W2380766419 @default.
• W78886136 hasRelatedWork W2535351812 @default.
• W78886136 hasRelatedWork W2768139819 @default.
• W78886136 hasRelatedWork W2772381469 @default.
• W78886136 hasRelatedWork W2785621490 @default.
• W78886136 hasRelatedWork W2794026029 @default.
• W78886136 hasRelatedWork W2901928031 @default.
• W78886136 hasRelatedWork W2908254926 @default.
• W78886136 hasRelatedWork W2908538351 @default.
• W78886136 hasRelatedWork W3113239520 @default.
• W78886136 hasRelatedWork W3142082549 @default.
• W78886136 isParatext "false" @default.
• W78886136 isRetracted "false" @default.
• W78886136 magId "78886136" @default.
• W78886136 workType "dissertation" @default.