FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W789921002> ?p ?o ?g. }

• W789921002 abstract "A 2-to-48-MHz phase-locked loop (PLL), developed for the U.S. space program, meets or exceeds all space shuttle clock electrical interface requirements by taking as its reference a 2-to-48-MHz clock signal and outputting a phaselocked clock signal set at the same frequency as the reference clock with transistor- transistor logic (TTL) voltage levels. Because it is more adaptable than other PLLs, the new PLL can be used in industries that employ signaling devices and as a tool in future space missions. A conventional PLL consists of a phase/frequency detector, loop filter, and voltage-controlled oscillator in which each component exists individually and is integrated into a single device. PLL components phase-lock to a single frequency or to a narrow bandwidth of frequencies. It is this design, however, that prohibits them from maintaining phase lock to a dynamically changing reference clock when a large bandwidth is required a deficiency the new PLL overcomes. Since most PLL components require their voltage-controlled oscillators to operate at greater than 2-MHz frequencies, conventional PLLs often cannot achieve the low-frequency phase lock allowed by the new PLL. The 2-to-48-MHz PLL is built on a wire-wrap board with pins wired to three position jumpers; this makes changing configurations easy. It responds to variations in voltage-controlled oscillator (VCO) ranges, duty cycle, signal-to-noise ratio (SNR), amplitude, and jitter, exceeding design specifications. A consensus state machine, implemented in a VCO range detector which assures the PLL continues to operate in the correct range, is the primary control state machine for the 2-to-48-MHz PLL circuit. By using seven overlapping frequency ranges with hysteresis, the PLL output sets the resulting phase-locked clock signal at a frequency that agrees with the reference clock with TTL voltage levels. As a space-shuttle tool, the new PLL circuit takes the noisy, degraded reference clock signals as input and outputs phase-locked clock signals of the same frequency but with a corrected wave shape. Since its configuration circuit can be easily changed, the new PLL can do the following: readily respond to variations in VCO ranges, duty cycle, SNR, amplitude, and jitter; continuously operate in the correct VCO range because of its consensus state machine; and use its range detector implements to overlap seven frequency ranges with hysteresis, thus giving the current design a flexibility that exceeds anything available at the time of this development. These features will benefit any industry in which safe and timely clock signals are vital to operation." @default.
• W789921002 created "2016-06-24" @default.
• W789921002 creator A5001405127 @default.
• W789921002 date "2004-07-01" @default.
• W789921002 modified "2023-09-24" @default.
• W789921002 title "A 2-to-48-MHz Phase-Locked Loop" @default.
• W789921002 hasPublicationYear "2004" @default.
• W789921002 type Work @default.
• W789921002 sameAs 789921002 @default.
• W789921002 citedByCount "0" @default.
• W789921002 crossrefType "journal-article" @default.
• W789921002 hasAuthorship W789921002A5001405127 @default.
• W789921002 hasConcept C110086884 @default.
• W789921002 hasConcept C119599485 @default.
• W789921002 hasConcept C12707504 @default.
• W789921002 hasConcept C127413603 @default.
• W789921002 hasConcept C134652429 @default.
• W789921002 hasConcept C165801399 @default.
• W789921002 hasConcept C182099602 @default.
• W789921002 hasConcept C24326235 @default.
• W789921002 hasConcept C2776257435 @default.
• W789921002 hasConcept C41008148 @default.
• W789921002 hasConcept C5291336 @default.
• W789921002 hasConcept C76155785 @default.
• W789921002 hasConcept C77881186 @default.
• W789921002 hasConcept C89631360 @default.
• W789921002 hasConceptScore W789921002C110086884 @default.
• W789921002 hasConceptScore W789921002C119599485 @default.
• W789921002 hasConceptScore W789921002C12707504 @default.
• W789921002 hasConceptScore W789921002C127413603 @default.
• W789921002 hasConceptScore W789921002C134652429 @default.
• W789921002 hasConceptScore W789921002C165801399 @default.
• W789921002 hasConceptScore W789921002C182099602 @default.
• W789921002 hasConceptScore W789921002C24326235 @default.
• W789921002 hasConceptScore W789921002C2776257435 @default.
• W789921002 hasConceptScore W789921002C41008148 @default.
• W789921002 hasConceptScore W789921002C5291336 @default.
• W789921002 hasConceptScore W789921002C76155785 @default.
• W789921002 hasConceptScore W789921002C77881186 @default.
• W789921002 hasConceptScore W789921002C89631360 @default.
• W789921002 hasLocation W7899210021 @default.
• W789921002 hasOpenAccess W789921002 @default.
• W789921002 hasPrimaryLocation W7899210021 @default.
• W789921002 hasRelatedWork W1966646423 @default.
• W789921002 hasRelatedWork W2026873435 @default.
• W789921002 hasRelatedWork W2082814664 @default.
• W789921002 hasRelatedWork W2101934252 @default.
• W789921002 hasRelatedWork W2132140873 @default.
• W789921002 hasRelatedWork W2372210302 @default.
• W789921002 hasRelatedWork W2538761736 @default.
• W789921002 hasRelatedWork W2792169370 @default.
• W789921002 hasRelatedWork W2792235001 @default.
• W789921002 hasRelatedWork W2884151468 @default.
• W789921002 hasRelatedWork W2893528937 @default.
• W789921002 hasRelatedWork W2909909225 @default.
• W789921002 hasRelatedWork W2913630574 @default.
• W789921002 hasRelatedWork W2243557184 @default.
• W789921002 hasRelatedWork W2595478498 @default.
• W789921002 hasRelatedWork W2834044627 @default.
• W789921002 hasRelatedWork W2840317142 @default.
• W789921002 hasRelatedWork W2844213429 @default.
• W789921002 hasRelatedWork W2880817069 @default.
• W789921002 hasRelatedWork W2934327940 @default.
• W789921002 isParatext "false" @default.
• W789921002 isRetracted "false" @default.
• W789921002 magId "789921002" @default.
• W789921002 workType "article" @default.