Matches in SemOpenAlex for { <https://semopenalex.org/work/W811851787> ?p ?o ?g. }
- W811851787 abstract "Formal methods play a significant and increasing role in hardware verification, but their effectiveness can be impaired by the ac hoc nature of mainstream hardware languages such as VHDL, Verilog and SystemC, which have convoluted semantics that often necessitate contrived proof techniques. This dissertation investigates the application of formal reasoning to hardware architectures expressed in an alternative class of semantically elegant languages, which support efficient design, whilst also having been developed with proof techniques in mind.A network-on-chip architecture belonging to the SpiNNaker many-core processor is specified in Concurrent Haskell, and a hand proof is presented which verifies a novel routing mechanism by mathematical induction.A subset of Bluespec SystemVerilog (BSV) is embedded in the higher order logic of the PVS theorem prover. Owing to the clean semantics of BSV, application of monadic techniques leads to a surprisingly elegant embedding, in which hardware designs are translated into logic almost verbatim, preserving types and language constructs. Proof strategies are written in the PVS strategy language; these automatically verify temporal logic theorems concerning the resulting monadic expressions, by employing a combination of model checking and deductive reasoning. The subset of BSV which is embedded includes module definition and instantiation, methods, implicit conditions, scheduling attributes, and rule composition using methods from instantiated modules.The aforementioned subset of BSV is also embedded in the specification language of the SAL model checker, and a verification strategy is presented which combines the specialised model checking capabilities of SAL with the diverse proof strategies of PVS." @default.
- W811851787 created "2016-06-24" @default.
- W811851787 creator A5041008703 @default.
- W811851787 date "2011-05-30" @default.
- W811851787 modified "2023-09-23" @default.
- W811851787 title "Hardware Languages and Proof" @default.
- W811851787 cites W1481481169 @default.
- W811851787 cites W1484942078 @default.
- W811851787 cites W1491913687 @default.
- W811851787 cites W1497571013 @default.
- W811851787 cites W1498414460 @default.
- W811851787 cites W1499114716 @default.
- W811851787 cites W1503170978 @default.
- W811851787 cites W1504504841 @default.
- W811851787 cites W1509154485 @default.
- W811851787 cites W1517035691 @default.
- W811851787 cites W1521083034 @default.
- W811851787 cites W1521372188 @default.
- W811851787 cites W1522519483 @default.
- W811851787 cites W1523525039 @default.
- W811851787 cites W1530237793 @default.
- W811851787 cites W1531470722 @default.
- W811851787 cites W1534850143 @default.
- W811851787 cites W1538110691 @default.
- W811851787 cites W1540629521 @default.
- W811851787 cites W1541380194 @default.
- W811851787 cites W1542895703 @default.
- W811851787 cites W1548981521 @default.
- W811851787 cites W1550905057 @default.
- W811851787 cites W1551246917 @default.
- W811851787 cites W1551406732 @default.
- W811851787 cites W1555814309 @default.
- W811851787 cites W1556606117 @default.
- W811851787 cites W1557561422 @default.
- W811851787 cites W1563434768 @default.
- W811851787 cites W1563841124 @default.
- W811851787 cites W1564787711 @default.
- W811851787 cites W1573822344 @default.
- W811851787 cites W1574030932 @default.
- W811851787 cites W1575118279 @default.
- W811851787 cites W1582986256 @default.
- W811851787 cites W1583453248 @default.
- W811851787 cites W1584721038 @default.
- W811851787 cites W1588647971 @default.
- W811851787 cites W1603799276 @default.
- W811851787 cites W1607464092 @default.
- W811851787 cites W1608252846 @default.
- W811851787 cites W1608700668 @default.
- W811851787 cites W1622100773 @default.
- W811851787 cites W1626908390 @default.
- W811851787 cites W1659048632 @default.
- W811851787 cites W1755575651 @default.
- W811851787 cites W1774916044 @default.
- W811851787 cites W1785117661 @default.
- W811851787 cites W1826166329 @default.
- W811851787 cites W1851794350 @default.
- W811851787 cites W1857327297 @default.
- W811851787 cites W1863850585 @default.
- W811851787 cites W1863925939 @default.
- W811851787 cites W1878755246 @default.
- W811851787 cites W1888147809 @default.
- W811851787 cites W1893613962 @default.
- W811851787 cites W1895318900 @default.
- W811851787 cites W1903118409 @default.
- W811851787 cites W1943502734 @default.
- W811851787 cites W1973456473 @default.
- W811851787 cites W1984733309 @default.
- W811851787 cites W1986314250 @default.
- W811851787 cites W1996404651 @default.
- W811851787 cites W1997143185 @default.
- W811851787 cites W1998875295 @default.
- W811851787 cites W2015688007 @default.
- W811851787 cites W2024148935 @default.
- W811851787 cites W2031273683 @default.
- W811851787 cites W2035405585 @default.
- W811851787 cites W2036267700 @default.
- W811851787 cites W2036291758 @default.
- W811851787 cites W2037984920 @default.
- W811851787 cites W2043100293 @default.
- W811851787 cites W2049023360 @default.
- W811851787 cites W2049600101 @default.
- W811851787 cites W2059552610 @default.
- W811851787 cites W2066189285 @default.
- W811851787 cites W2075959177 @default.
- W811851787 cites W2092218351 @default.
- W811851787 cites W2099740052 @default.
- W811851787 cites W2105761964 @default.
- W811851787 cites W2106192381 @default.
- W811851787 cites W2107517480 @default.
- W811851787 cites W2108236931 @default.
- W811851787 cites W2112643551 @default.
- W811851787 cites W2112934124 @default.
- W811851787 cites W2119677480 @default.
- W811851787 cites W2120538858 @default.
- W811851787 cites W2125047630 @default.
- W811851787 cites W2126261264 @default.
- W811851787 cites W2130308292 @default.
- W811851787 cites W2131664385 @default.
- W811851787 cites W2132405775 @default.
- W811851787 cites W2134113233 @default.